Memory-Augmented Convolutional Neural Networks With Triplet Loss for Imbalanced Wafer Defect Pattern Classification

被引:28
|
作者
Hyun, Yunseung [1 ]
Kim, Heeyoung [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Ind & Syst Engn, Daejeon 34141, South Korea
基金
新加坡国家研究基金会;
关键词
Systematics; Feature extraction; Convolutional neural networks; Memory modules; Semiconductor device modeling; Fabrication; Class imbalance; convolutional neural network; defect pattern classification; memory module; semiconductor manufacturing; wafer bin map;
D O I
10.1109/TSM.2020.3010984
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A wafer bin map (WBM) represents the wafer testing results for individual dies on a wafer using a binary value that represents pass or fail. WBMs often have specific defect patterns, which occur because of assignable causes. Therefore, the identification of defect patterns in WBMs aids in understanding the root causes of process failure. Previous studies on the classification of WBM defect patterns have demonstrated effective performances. However, in previous studies, the effect of class imbalance on the WBM defect patterns was not considered, although in practice, it is more reasonable to assume that there is a significantly large number of WBMs that lack defect patterns because they occur when there are process faults. In this paper, we propose memory-augmented convolutional neural networks with triplet loss for classifying defect patterns in highly imbalanced WBM data. We use a triplet loss-based convolutional neural network as an embedding function to obtain a well-separated low-dimensional space according to the defect patterns. We then use a memory module to balance the number of WBMs between defect-pattern classes. We train the proposed model end-to-end to learn the embedding function and update the memory simultaneously. We then validate the proposed model using simulated WBM data. The proposed model demonstrates a high classification performance and effective embedding results for imbalanced WBM data.
引用
收藏
页码:622 / 634
页数:13
相关论文
共 50 条
  • [1] Quantized Memory-Augmented Neural Networks
    Park, Seongsik
    Kim, Seijoon
    Lee, Seil
    Bae, Ho
    Yoon, Sungroh
    [J]. THIRTY-SECOND AAAI CONFERENCE ON ARTIFICIAL INTELLIGENCE / THIRTIETH INNOVATIVE APPLICATIONS OF ARTIFICIAL INTELLIGENCE CONFERENCE / EIGHTH AAAI SYMPOSIUM ON EDUCATIONAL ADVANCES IN ARTIFICIAL INTELLIGENCE, 2018, : 3909 - 3916
  • [2] Manna: An Accelerator for Memory-Augmented Neural Networks
    Stevens, Jacob R.
    Ranjan, Ashish
    Das, Dipankar
    Kaul, Bharat
    Raghunathan, Anand
    [J]. MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2019, : 794 - 806
  • [3] An Attention-Augmented Convolutional Neural Network With Focal Loss for Mixed-Type Wafer Defect Classification
    Batool, Uzma
    Shapiai, Mohd Ibrahim
    Mostafa, Salama A.
    Ibrahim, Mohd Zamri
    [J]. IEEE ACCESS, 2023, 11 : 108891 - 108905
  • [4] Meta-Learning with Memory-Augmented Neural Networks
    Santoro, Adam
    Bartunov, Sergey
    Botvinick, Matthew
    Wierstra, Daan
    Lillicrap, Timothy
    [J]. INTERNATIONAL CONFERENCE ON MACHINE LEARNING, VOL 48, 2016, 48
  • [5] Automated Wafer Defect Classification using a Convolutional Neural Network Augmented with Distributed Computing
    Lei, Hairong
    Teh, Cho
    Li, Hetong
    Lee, Po-Hsuan
    Fang, Wei
    [J]. 2020 31ST ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2020,
  • [6] Robust high-dimensional memory-augmented neural networks
    Karunaratne, Geethan
    Schmuck, Manuel
    Le Gallo, Manuel
    Cherubini, Giovanni
    Benini, Luca
    Sebastian, Abu
    Rahimi, Abbas
    [J]. NATURE COMMUNICATIONS, 2021, 12 (01)
  • [7] On the Duration, Addressability, and Capacity of Memory-Augmented Recurrent Neural Networks
    Quan, Zhibin
    Gao, Zhiqiang
    Zeng, Weili
    Li, Xuelian
    Zhu, Man
    [J]. IEEE ACCESS, 2018, 6 : 12462 - 12472
  • [8] Wafer Map Defect Pattern Classification and Image Retrieval Using Convolutional Neural Network
    Nakazawa, Takeshi
    Kulkarni, Deepak V.
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2018, 31 (02) : 309 - 314
  • [9] Scaling Memory-Augmented Neural Networks with Sparse Reads and Writes
    Rae, Jack W.
    Hunt, Jonathan J.
    Harley, Tim
    Danihelka, Ivo
    Senior, Andrew
    Wayne, Greg
    Graves, Alex
    Lillicrap, Timothy P.
    [J]. ADVANCES IN NEURAL INFORMATION PROCESSING SYSTEMS 29 (NIPS 2016), 2016, 29
  • [10] Robust high-dimensional memory-augmented neural networks
    Geethan Karunaratne
    Manuel Schmuck
    Manuel Le Gallo
    Giovanni Cherubini
    Luca Benini
    Abu Sebastian
    Abbas Rahimi
    [J]. Nature Communications, 12