Evolving classifiers on field programmable gate arrays: Migrating XCS to FPGAs

被引:4
|
作者
Bolchini, Cristiana [1 ]
Ferrandi, Paolo [1 ]
Lanzi, Pier Luca [1 ]
Salice, Fabio [1 ]
机构
[1] Politecn Milan, Dipartimento Elettron & Informaz, I-20133 Milan, Italy
关键词
learning classifier systems; XCS; FPGA;
D O I
10.1016/j.sysarc.2006.02.007
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The paper presents the first results of the prototype implementation of the eXtended learning Classifier System (XCS) in hardware and precisely on Field Programmable Gate Arrays. For this purpose we introduce a version of the XCS classifier system completely based on integer arithmetic, that we name XCSi, instead of the usual floating point one, to exploit the peculiarities and overcome the limitations of the hardware platform. We present an analysis of XCSi performance and the guidelines for a hardware implementation, showing that, although there is a dramatic reduction of available precision, the integer version of XCS can reach optimal performance in all problems considered, though it often converges more slowly than the original floating point version. Guidelines for a hardware implementation are provided, by analyzing how XCSi functional components can be designed on an FPGA. (C) 2006 Elsevier B.V. All rights reserved.
引用
收藏
页码:516 / 533
页数:18
相关论文
共 50 条
  • [21] Programming Technologies for Field Programmable Gate Arrays
    Abbasi, Tanvir Ahmed
    Abbasi, Mohammad Usaid
    [J]. JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2010, 5 (1-2): : 129 - 143
  • [22] Special section on field programmable gate arrays
    Cong, J
    Ebeling, C
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (02) : 186 - 187
  • [23] ARCHITECTURE OF FIELD-PROGRAMMABLE GATE ARRAYS
    ROSE, J
    ELGAMAL, A
    SANGIOVANNIVINCENTELLI, A
    [J]. PROCEEDINGS OF THE IEEE, 1993, 81 (07) : 1013 - 1029
  • [24] FIELD-PROGRAMMABLE GATE ARRAYS - INTRODUCTION
    TRIMBERGER, S
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1992, 9 (03): : 3 - 5
  • [25] Optical multi-token-ring networking using smart pixels with field programmable gate arrays (FPGAs)
    Zhang, LP
    Hong, SW
    Min, CK
    Alpaslan, ZY
    Sawchuk, AA
    [J]. PHOTONIC DEVICES AND ALGORITHMS FOR COMPUTING III, 2001, 4470 : 146 - 154
  • [26] Guide to using field programmable gate arrays (FPGAs) for application-specific digital signal processing performance
    Goslin, GR
    [J]. HIGH-SPEED COMPUTING, DIGITAL SIGNAL PROCESSING, AND FILTERING USING RECONFIGURABLE LOGIC, 1996, 2914 : 321 - 331
  • [27] Total dose responses of Actel 1020B and 1280A field programmable gate arrays (FPGAs)
    Katz, R
    Swift, G
    Shaw, D
    [J]. RADECS 95 - THIRD EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS, 1996, : 412 - 419
  • [28] Hierarchical interconnection structures for field programmable gate arrays
    Lai, YT
    Wang, PT
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (02) : 186 - 196
  • [29] IMPLEMENTING DIVISION WITH FIELD-PROGRAMMABLE GATE ARRAYS
    LOUIE, ME
    ERCEGOVAC, MD
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 7 (03): : 271 - 285
  • [30] Activity estimation for field-programmable gate arrays
    Lamoureux, Julien
    Wilton, Steven J. E.
    [J]. 2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 87 - 94