High Throughput Architecture for Low Density Parity Check (LDPC) Encoder

被引：0

作者：

Anggraeni, Silvia ^{[1
]}

Hussin, Fawnizu Azmadi ^{[1
]}

Jeoti, Varun ^{[1
]}

机构：

[1] Univ Teknol PETRONAS, Dept Elect Engn & Elect, Tronoh 31750, Perak, Malaysia

来源：

2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS) | 2013年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes a bit-wise matrix-vector multiplication in the optimization of a proposed low density parity check (LDPC) encoder. Investigation of this proposed architecture is done by implementing five code lengths using one IEEE 802.16e standard code rate. It is shown that the proposed architecture outperforms other works in terms of information throughput ranging from 0.235 to 8.83 times higher. In term of ratio of throughput per area, the proposed method exceeds other works in the range of 1.19 to 6.54 times higher.

引用

页码：948 / 951

页数：4

共 50 条

[1] Pipelined Architecture for Low Density Parity Check Encoder
Anggraeni, Silvia
Hussin, Fawnizu Azmadi
Jeoti, Varun
2012 4TH INTERNATIONAL CONFERENCE ON INTELLIGENT AND ADVANCED SYSTEMS (ICIAS), VOLS 1-2, 2012, : 831 - 835
[2] A High Throughput Configurable Parallel Encoder Architecture for Quasi-Cyclic Low-Density Parity-Check Codes
Al Hariri, Alaa Aldin
Monteiro, Fabrice
Sieler, Loic
Dandache, Abbas
PROCEEDINGS OF THE 2013 IEEE 19TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2013, : 163 - 166
[3] Throughput Improvement in Vehicular Communication by Using Low Density Parity Check (LDPC) Code
Dey, Utpal Kumar
Akl, Robert
Chataut, Robin
2022 IEEE 12TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC), 2022, : 836 - 843
[4] Optimized Encoder Architecture for Structured Low Density Parity Check Codes of Short Length
Anggraeni, Silvia
Hussin, Fawnizu Azmadi
Jeoti, Varun
2014 5TH INTERNATIONAL CONFERENCE ON INTELLIGENT AND ADVANCED SYSTEMS (ICIAS 2014), 2014,
[5] Low-density parity-check decoder architecture for high throughput optical fiber channels
Selvarathinam, A
Kim, E
Choi, G
21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 520 - 525
[6] A high speed flexible encoder for low-density parity-check codes
Kopparthi, Sunitha
Gruenbacher, Don A.
IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS,, 2006, : 347 - +
[7] High throughput low-density parity-check decoder architectures
Yeo, E
Pakzad, P
Nikolic, B
Anantharam, V
GLOBECOM '01: IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-6, 2001, : 3019 - 3024
[8] An FPGA architecture for low density parity check codes
Hernandez, Orlando J.
Blythe, Nathaniel F.
PROCEEDINGS IEEE SOUTHEASTCON 2008, VOLS 1 AND 2, 2008, : 186 - 191
[9] Low density parity check (LDPC) codes for optical data storage
Bhagavatula, V
Song, HW
Liu, JF
ISOM/ODS 2002: INTERNATIONAL SYMPOSIUM ON OPTICAL MEMORY AND OPTICAL DATA STORAGE TOPICAL MEETING, TECHNICAL DIGEST, 2002, : 371 - 373
[10] Design of Low-density parity-check (LDPC) codes for high order constellations
Sankar, H
Sindhushayana, N
Narayanan, KR
GLOBECOM '04: IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-6, 2004, : 3113 - 3117

← 1 2 3 4 5 →