Unit testing based approach for reconfigurable logic controllers verification

被引:0
|
作者
Doligalski, Michal [1 ]
Tkacz, Jacek [1 ]
Bukowiec, Arkadiusz [1 ]
Gratkowski, Tomasz [1 ]
机构
[1] Univ Zielona Gora, Inst Comp Engn & Elect, Ul Licealna 9, PL-65417 Zielona Gora, Poland
关键词
FPGA; partial reconfiguration; state machine; rapid prototyping; quality; verification; simulation; IMPLEMENTATION;
D O I
10.1117/12.2205922
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
The paper presents unit testing-based approach to FPGA design in-circuit verification. Presented methodology is dedicated to modular reconfigurable logic controllers, but other ip-cores and systems can be verified as well. The speed and reproducibility of tests is key for rapid system prototyping, where the quality and reliability of the system is significance. Typically FPGA are programmed by means single (full) bitstream. Specific devices are able to be reconfigured partially. Usually the partial reconfiguration is a part of the design functionality. It enables the minimization of used resources or provides specific functionality like system adaptation. The paper presents the use of the partial reconfiguration as a toll for the designer. The unit testing approach well know form software engineering was adopted to modular logic controllers development. The simulation process results waveform files, the waveform can be used for synthesizable test bench generation.
引用
收藏
页数:9
相关论文
共 50 条
  • [41] VERDICT - A tool for model-based verification of real-time logic process controllers
    Kowalewski, S
    Treseler, H
    [J]. PROCEEDINGS OF THE JOINT WORKSHOP ON PARALLEL AND DISTRIBUTED REAL-TIME SYSTEMS: FIFTH INTERNATIONAL WORKSHOP ON PARALLEL AND DISTRIBUTED REAL-TIME SYSTEMS (WPDRTS) AND THE THIRD WORKSHOP ON OBJECT-ORIENTED REAL-TIME SYSTEMS (OORTS), 1997, : 217 - 221
  • [42] A Logic-based Approach to Web Services Composition and Verification
    Wang, Hongbing
    Wang, Chen
    Liu, Yan
    [J]. 2009 WORLD CONFERENCE ON SERVICES PART, 2009, : 103 - 110
  • [43] Process mining and verification of properties: An approach based on temporal logic
    van der Aalst, WMP
    de Beer, HT
    van Dongen, BF
    [J]. ON THE MOVE TO MEANINGFUL INTERNET SYSTEMS 2005: COOPIS, DOA, AND ODBASE, PT 1, PROCEEDINGS, 2005, 3760 : 130 - 147
  • [44] A temporal logic approach to the specification of reconfigurable component-based systems
    Aguirre, N
    Maibaum, T
    [J]. ASE 2002: 17TH IEEE INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING, 2002, : 271 - 274
  • [45] ALTERNATIVE APPROACH TO ASIC DESIGN METHODOLOGY BASED ON RECONFIGURABLE LOGIC DEVICES
    DUNLOP, J
    GIRMA, D
    LYSAGHT, P
    [J]. IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1992, 139 (02): : 217 - 221
  • [46] Performing unit testing based on testing as a service (TaaS) approach
    School of Software and Electronics, Peking University, Beijing 102600, China
    不详
    [J]. J. Harbin Inst. Technol., 2008, SUPPL. (207-212):
  • [47] Distributed Reconfigurable B approach for the specification and verification of B-based distributed reconfigurable control systems
    Oueslati, Raja
    Mosbahi, Olfa
    [J]. ADVANCES IN MECHANICAL ENGINEERING, 2017, 9 (11):
  • [48] Safety Verification of Neural-Network-Based Controllers: A Set Invariance Approach
    Jouret, Louis
    Saoud, Adnane
    Olaru, Sorin
    [J]. IEEE CONTROL SYSTEMS LETTERS, 2023, 7 : 3842 - 3847
  • [49] An approach to choice of language for programmable logic controllers
    Druzhinin, V.A.
    Branishtov, S.A.
    [J]. Pribory i Sistemy Upravleniya, 2001, (03): : 6 - 12
  • [50] A logic-based approach to combinatorial testing with constraints
    Calvagna, Andrea
    Gargantini, Angelo
    [J]. TESTS AND PROOFS, 2008, 4966 : 66 - +