ALTERNATIVE APPROACH TO ASIC DESIGN METHODOLOGY BASED ON RECONFIGURABLE LOGIC DEVICES

被引:1
|
作者
DUNLOP, J
GIRMA, D
LYSAGHT, P
机构
来源
关键词
ASIC DESIGN METHODOLOGY; RECONFIGURABLE LOGIC DEVICES;
D O I
10.1049/ip-g-2.1992.0036
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
There is a well established need for including ASIC design methodologies and considerations in undergraduate and postexperience courses in electronic engineering. This paper describes a semicustom design environment at the University of Strathclyde, based on FPGA technology and some experiences gained over the past 5 years. The unique feature of FPGA devices is that their configuration is determined by the contents of an on-chip static memory. This means that devices may be reconfigured an unlimited number of times which makes their use very economical and particularly attractive for educational purposes. Further, reconfigurable devices allow design exercises to be taken from the concept stage to `working silicon' in timescales which are much shorter than other ASIC alternatives.
引用
收藏
页码:217 / 221
页数:5
相关论文
共 50 条
  • [1] Embedded Reconfigurable Logic for ASIC Design Obfuscation Against Supply Chain Attacks
    Liu, Bao
    Wang, Brandon
    2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [2] A Chaos-based Image Encryption ASIC Using Reconfigurable Logic
    Zhang, Yiwei
    Liu, Zexiang
    Zheng, Xinjian
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1782 - 1785
  • [3] A structured ASIC design approach using pass transistor logic
    Gulati, Kanupriya
    Jayakumar, Nikhil
    Khatri, Sunil P.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1787 - 1790
  • [4] A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation
    Tiri, K
    Verbauwhede, I
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 246 - 251
  • [5] MOS-based spin devices for reconfigurable logic
    Tanaka, Masaaki
    Sugahara, Satoshi
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (05) : 961 - 976
  • [6] Clock skew reduction in ASIC logic design: A methodology for clock tree management
    Balboni, A
    Costi, C
    Pellencin, M
    Quadrini, A
    Sciuto, D
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (04) : 344 - 356
  • [7] Methodology and Design of a Massively Parallel Memristive Stateful IMPLY Logic-Based Reconfigurable Architecture
    Rahman, Kamela C.
    Hammerstrom, Dan
    Li, Yiwei
    Castagnaro, Hongyan
    Perkowski, Marek A.
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2016, 15 (04) : 675 - 686
  • [8] Nanomagnetic logic based runtime Reconfigurable area efficient and high speed adder design methodology
    Sivasubramani, Santhosh
    Mattela, Venkat
    Rangesh, P.
    Pal, Chandrajit
    Acharyya, Amit
    NANOTECHNOLOGY, 2020, 31 (18)
  • [9] ASIC Design Margin Methodology
    Chong, Ang Boon
    2013 IEEE TENCON SPRING CONFERENCE, 2013, : 165 - 172
  • [10] New design methodology with efficient prediction of quality metrics for logic level design towards dynamic reconfigurable logic
    Meribout, M
    Motomura, M
    JOURNAL OF SYSTEMS ARCHITECTURE, 2003, 48 (8-10) : 285 - 310