A 15-Gb/s 2:1 multiplexer in 0.18-μm CMOS

被引：15
|
作者：
Chien, Jun-Chau [1 ]
Lu, Liang-Hung
机构：
[1] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan
[2] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan
来源：
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS | 2006年 / 16卷 / 10期
关键词：
high-speed latches; inductive peaking; multiplexer (MUX); optical-fiber communications; selectors; super-dynamic flip-flops;
D O I：
10.1109/LMWC.2006.882384
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
By employing the inductive peaking technique and the super-dynamic flip-flops, a 2:1 multiplexer (MUX) is presented for high-speed operations. The proposed circuit is realized in a 0.18-mu m CMOS process. With a power consumption of 110 mW from a 2-V supply voltage, the fully integrated MUX can operate at an output rate up to 15 Gb/s. From the measured eye-diagrams, the 15-Gb/s half-rate MUX exhibits an output voltage swing of 225 mV and a root-mean-square jitter of 2.7 ps.
引用
收藏
页码：558 / 560
页数：3
相关论文
共 50 条
  • [1] A 2-Gb/s 16:1 multiplexer in 0.18-μm CMOS process
    Tang, X.
    Wang, X. J.
    Zhang, S. Y.
    Chi, Y. S.
    Jiang, N.
    Huang, F. Y.
    2008 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, VOLS 1-4, 2008, : 868 - +
  • [2] 5-Gb/s 0.18-μm CMOS 2:1 multiplexer with integrated clock extraction
    张长春
    王志功
    施思
    苗澎
    田玲
    半导体学报, 2009, 30 (09) : 96 - 101
  • [3] A 20-Gb/s 1:2 demultiplexer in 0.18-μm CMOS
    张长春
    王志功
    施思
    李伟
    半导体学报, 2009, 30 (05) : 91 - 95
  • [4] 20-Gb/s 1:2 demultiplexer in 0.18-μm CMOS
    Institute of RF- and OE-ICs, Southeast University, Nanjing 210096, China
    J. Semicond., 2009, 5 (055007-1-055007-5):
  • [5] 20-Gb/s 1:2 demultiplexer in 0.18-μm CMOS
    Zhang, Chang-Chun
    Wang, Zhi-Gong
    2008 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, VOLS 1-4, 2008, : 1419 - 1422
  • [6] 2-Gb/s 1:16 demultiplexer in 0.18-μm CMOS Process
    Tang, X. S.
    Wang, X. J.
    Zhang, S. Y.
    Chi, Y. S.
    Jiang, N.
    Huang, F. Y.
    2008 GLOBAL SYMPOSIUM ON MILLIMETER WAVES, 2008, : 98 - +
  • [7] A 40-Gb/s Full-Rate 2:1 MUX in 0.18-μm CMOS
    Yazdi, Ahmad
    Green, Michael M.
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2011, 59 (11) : 2879 - 2887
  • [8] 5 Gb/s 2:1 fully-integrated full-rate multiplexer with on-chip clock generation circuit in 0.18-μm CMOS
    Shi, Si
    Wang, Zhigong
    Zhang, Changchun
    Miao, Peng
    Tang, Lu
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 72 (02) : 469 - 480
  • [9] A 40-Gb/s transimpedance amplifier in 0.18-μm CMOS technology
    Jin, Jun-De
    Hsu, Shawn S. H.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (06) : 1449 - 1457
  • [10] 40-Gb/s transimpedance amplifier in 0.18-μm CMOS technology
    Jin, Jun-De
    Hsu, Shawn S. H.
    ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 520 - +
12345