Optimization of Resistances in RL Snubbers for Power Distribution Network of Integrated Circuits

被引:0
|
作者
Yamagata, Ryosuke
Iokibe, Kengo
Toyota, Yoshitaka
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Resonance of parasitic impedances in power distribution network (PDN) can increase leakage of the simultaneous switching noise current from integrated circuits (ICs) in the radio frequency (RF) range. The leaking SSN current is a major possible source of the conducted electromagnetic interference (EMI). A method have been proposed to control the PDN resonance by inserting a parallel RL circuit, RL snubber, to damp the resonance. In the previous work, the optimal resistance of the RL snubbers had been determined based on an equivalent circuit of PDN where equivalent series inductances (ESLs) on package had been neglected. In this work, the equivalent circuit was improved as the ESLs on package were taken into account because they were comparable to those on-board and not negligible. A method determining the optimal resistance was also improved. The RL snubbers were applied with the improved optimal resistance to a typical PDN. Effects of the RL snubbers in reducing the RF power current and in improving the power integrity were demonstrated in circuit simulations. Results of the demonstration confirmed that the improved method for optimal resistance gives more EMI reduction and better PI than the method in the previous work.
引用
收藏
页码:226 / 229
页数:4
相关论文
共 50 条
  • [1] Simulation and optimization of the power distribution network in VLSI circuits
    Bai, G
    Bobba, S
    Hajj, IN
    [J]. ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, 2000, : 481 - 486
  • [2] Optimal Resistance Determination Method for RL Damper Circuits in Power Distribution Network of ICs
    Yamagata, Ryosuke
    Iokibe, Kengo
    Toyota, Yoshitaka
    [J]. 2012 6TH ASIA-PACIFIC CONFERENCE ON ENVIRONMENTAL ELECTROMAGNETICS (CEEM' 2012), 2012, : 222 - 225
  • [3] Insertion of Parallel RL Circuits into Power Distribution Network for Simultaneous Switching Current Reduction and Power Integrity
    Iokibe, Kengo
    Yano, Yusuke
    Toyota, Yoshitaka
    [J]. 2012 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2012, : 417 - 420
  • [4] Reactive power optimization configuration for distribution network integrated with microgrids
    Qian, Jiang
    Jing, Rui
    Wei, Ning
    Qiao, Kun
    Zhang, Xiaopeng
    [J]. 2019 INTERNATIONAL CONFERENCE ON ADVANCED ELECTRONIC MATERIALS, COMPUTERS AND MATERIALS ENGINEERING (AEMCME 2019), 2019, 563
  • [5] Impact of Power Distribution Network on Power Analysis Attacks in Three-Dimensional Integrated Circuits
    Dofe, Jaya
    Zhang, Zhiming
    Yu, Qiaoyan
    Yan, Chen
    Salman, Emre
    [J]. PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 327 - 332
  • [6] Integrated method for optimization of power electronic circuits
    Rigbers, K
    Schröder, S
    Dürbaum, T
    Wendt, M
    De Doncker, RW
    [J]. PESC 04: 2004 IEEE 35TH ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, CONFERENCE PROCEEDINGS, 2004, : 4473 - 4478
  • [7] Layer Optimization for Power Reduction in Integrated Circuits
    Cherif, Lekbir
    Chentouf, Mohamed
    Benallal, Jalal
    Darmi, Mohammed
    Elgouri, Rachid
    Hmina, Nabil
    [J]. 2018 IEEE 5TH INTERNATIONAL CONGRESS ON INFORMATION SCIENCE AND TECHNOLOGY (IEEE CIST'18), 2018, : 625 - 629
  • [8] Immunity Enhancement of the Power Distribution Network in Integrated Circuits With Coplanar Meander Lines in Package
    Pu, Bo
    Fan, Jun
    Nah, Wansoo
    [J]. IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2020, 62 (05) : 2238 - 2246
  • [9] Analysis and Optimization of Switched Capacitor Power Conversion Circuits With Parasitic Resistances and Inductances
    Ye, Yuanmao
    Cheng, Ka Wai Eirc
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2017, 32 (03) : 2018 - 2028
  • [10] CALCULATION OF MULTITERMINAL RESISTANCES IN INTEGRATED-CIRCUITS
    HARBOUR, MG
    DRAKE, JM
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1986, 33 (04): : 462 - 465