共 50 条
- [2] Layer Optimization for Power Reduction in Integrated Circuits [J]. 2018 IEEE 5TH INTERNATIONAL CONGRESS ON INFORMATION SCIENCE AND TECHNOLOGY (IEEE CIST'18), 2018, : 625 - 629
- [3] Sensitivity to simulation method for power electronic circuits [J]. 2001 IEEE POWER ENGINEERING SOCIETY WINTER MEETING, CONFERENCE PROCEEDINGS, VOLS 1-3, 2001, : 801 - 802
- [4] Pseudocoevolutionary genetic algorithms for power electronic circuits optimization [J]. IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS PART C-APPLICATIONS AND REVIEWS, 2006, 36 (04): : 590 - 598
- [5] On an Interactive Optimization Method for the Design of Integrated Circuits. [J]. AEU. Archiv fur Elektronik und Ubertragungstechnik, 1986, 40 (01): : 1 - 9
- [6] ON AN INTERACTIVE OPTIMIZATION METHOD FOR THE DESIGN OF INTEGRATED-CIRCUITS [J]. AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1986, 40 (01): : 1 - 9
- [7] A fast fault diagnosis method of power electronic circuits [J]. Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2014, 29 : 164 - 169
- [8] Optimization of Power Electronic Circuits Using Ant Colony System [J]. 2008 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-10, 2008, : 2396 - +
- [9] Power Electronic Circuits Design: A Particle Swarm Optimization Approach [J]. SIMULATED EVOLUTION AND LEARNING, PROCEEDINGS, 2008, 5361 : 605 - 614
- [10] OPTIMIZATION OF ELECTRONIC CIRCUITS [J]. APPLIED AND INDUSTRIAL MATHEMATICS IN ITALY II, 2007, 75 : 573 - +