Design and implementation of the POWER5™ microprocessor

被引:1
|
作者
Clabes, J [1 ]
Friedrich, J [1 ]
Sweet, M [1 ]
DiLullo, J [1 ]
Chu, S [1 ]
Plass, D [1 ]
Dawson, J [1 ]
Muench, P [1 ]
Powell, L [1 ]
Floyd, M [1 ]
Sinharoy, B [1 ]
Lee, M [1 ]
Goulet, M [1 ]
Wagoner, J [1 ]
Schwartz, N [1 ]
Runyon, S [1 ]
Gorman, G [1 ]
Restle, P [1 ]
Kalla, R [1 ]
McGill, J [1 ]
Dodson, S [1 ]
机构
[1] IBM Corp, Syst Grp, Austin, TX USA
关键词
D O I
10.1109/ICICDT.2004.1309931
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:143 / 145
页数:3
相关论文
共 50 条
  • [1] Design and implementation of the POWER5™ microprocessor
    Clabes, J
    Friedrich, J
    Sweet, M
    DiLullo, J
    Chu, S
    Plass, D
    Dawson, J
    Muench, P
    Powell, L
    Floyd, M
    Sinharoy, B
    Lee, M
    Goulet, M
    Wagoner, J
    Schwartz, N
    Runyon, S
    Gorman, G
    Restle, P
    Kalla, R
    McGill, J
    Dodson, S
    2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 56 - 57
  • [2] Design and implementation of the POWER5™ microprocessor
    Clabes, J
    Friedrich, J
    Sweet, M
    DiLullo, J
    Chu, S
    Plass, D
    Dawson, J
    Muench, P
    Powell, L
    Floyd, M
    Sinharoy, B
    Lee, M
    Goulet, M
    Wagoner, J
    Schwartz, N
    Runyon, S
    Gorman, G
    Restle, P
    Kalla, R
    McGill, J
    Dodson, S
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 670 - 672
  • [3] Functional verification of the POWER5 microprocessor and POWER5 multiprocessor systems
    Victor, DW
    Ludden, JM
    Peterson, RD
    Nelson, BS
    Sharp, WK
    Hsu, JK
    Chu, BL
    Behm, ML
    Gott, RM
    Romonosky, AD
    Farago, SR
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2005, 49 (4-5) : 541 - 553
  • [4] Timing uncertainty measurements an the Power5 microprocessor
    Restle, PJ
    Franch, RL
    James, NK
    Huott, WV
    Skergan, TM
    Wilson, SC
    Schwartz, NS
    Clabes, JG
    2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 354 - 355
  • [5] POWER5 system microarchitecture
    Sinharoy, Balaram
    Kalla, Ronald N.
    Tendler, Joel M.
    Eickemeyer, Richard J.
    Joyner, Jody B.
    IBM Journal of Research and Development, 1600, 49 (4-5): : 505 - 521
  • [6] POWER5 and packaging - Preface
    Tendler, JM
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2005, 49 (4-5) : 503 - 504
  • [7] POWER5 system microarchitecture
    Sinharoy, B
    Kalla, RN
    Tendler, JM
    Eickemeyer, RJ
    Joyner, JB
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2005, 49 (4-5) : 505 - 521
  • [8] Design and implementation of the POWER6 microprocessor
    Stott, Benjamin
    Mittlefehldt, Yonatan
    Dubey, Sanjay
    Mittal, Gaurav
    Lee, Mike
    Friedrich, Joshua
    Fluhr, Eric
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (01) : 21 - 28
  • [9] Power5续写UNIX辉煌
    每文
    微电脑世界, 2004, (16) : 20 - 20
  • [10] Advanced virtualization capabilities of POWER5 systems
    Armstrong, W.J. (billarm@us.ibm.com), 1600, IBM Corporation (49): : 4 - 5