Measurements of digital signal delay variation due to dynamic power supply noise

被引:11
|
作者
Fukazawa, Mitsuya [1 ]
Nagata, Makoto [1 ]
机构
[1] Kobe Univ, Dept Syst & Comp Engn, Nada Ku, Kobe, Hyogo 6578501, Japan
关键词
D O I
10.1109/ASSCC.2005.251691
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
On-chip 100-ps/100-mu V waveform accurate measurements on signal transition in a large-scale digital circuits clearly demonstrate the correlation of dynamic delay variation with power supply noise waveforms. An approximately linear dependence of delay increase with drop height holds under the existence of static IR drop, however, the coefficient of delay increase is strongly influenced by a dynamic power supply noise waveform. Another cause of delay variation is found as a distortion of signal waveforms during logic transition by dynamic power supply noise, where the process is sensitive not only to a noise waveform but also to a relative time difference among victim and aggressor pairs, which can be generally found in a design with multiple clock domains.
引用
收藏
页码:165 / 168
页数:4
相关论文
共 50 条
  • [1] Delay variation analysis in consideration of dynamic power supply noise waveform
    Fukazawa, Mitsuya
    Nagata, Makoto
    [J]. PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 865 - 868
  • [2] Measurement-based analysis of delay variation induced by dynamic power supply noise
    Fukazawa, Mitsuya
    Nagata, Makoto
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (11): : 1559 - 1566
  • [3] Behavioral Modeling of Timing Slack Variation in Digital Circuits Due to Power Supply Noise
    Na, Taesik
    Mukhopadhyay, Saibal
    [J]. PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 281 - 284
  • [4] A PVT aware differential delay circuit and its performance variation due to power supply noise
    Tarafdar, Anirban
    Mondal, Abir J.
    Bera, Uttam K.
    Bhattacharyya, B. K.
    [J]. INTEGRATION-THE VLSI JOURNAL, 2021, 76 : 159 - 171
  • [5] Delay Variation Analysis in the Presence of Power Supply Noise in Nano-Scale Digital VLSI Circuits
    Bozorgzadeh, Bardia
    Shahdoost, Shahab
    Afzali-Kusha, Ali
    [J]. 2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 117 - 120
  • [6] Gate Delay Estimation in STA under Dynamic Power Supply Noise
    Okumura, Takaaki
    Minami, Fumihiro
    Shimazaki, Kenji
    Kuwada, Kimihiko
    Hashimoto, Masanori
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (12): : 2447 - 2455
  • [7] Gate Delay Estimation in STA under Dynamic Power Supply Noise
    Okumura, Takaaki
    Minami, Fumihiro
    Shimazaki, Kenji
    Kuwada, Kimihiko
    Hashimoto, Masanori
    [J]. 2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 766 - +
  • [8] Framework for Dynamic Estimation of Power-Supply Noise and Path Delay
    Rao, Sushmita Kadiyala
    Robucci, Ryan
    Patel, Chintan
    [J]. PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2013, : 272 - 277
  • [9] Error probability in synchronous digital circuits due to power supply noise
    Martorell, Ferran
    Pons, Marc
    Rubio, Antonio
    Moll, Francesc
    [J]. 2007 INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, 2007, : 170 - 175
  • [10] Power supply noise in delay testing
    Wang, Jing
    Walker, D. M. H.
    Majhi, Ananta
    Kruseman, Bram
    Gronthoud, Guido
    Villagra, Luis Elvira
    van de Wiel, Paul
    Eichenberger, Stefan
    [J]. 2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 510 - +