共 50 条
- [1] Delay variation analysis in consideration of dynamic power supply noise waveform [J]. PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 865 - 868
- [2] Measurement-based analysis of delay variation induced by dynamic power supply noise [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (11): : 1559 - 1566
- [3] Behavioral Modeling of Timing Slack Variation in Digital Circuits Due to Power Supply Noise [J]. PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 281 - 284
- [5] Delay Variation Analysis in the Presence of Power Supply Noise in Nano-Scale Digital VLSI Circuits [J]. 2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 117 - 120
- [6] Gate Delay Estimation in STA under Dynamic Power Supply Noise [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (12): : 2447 - 2455
- [7] Gate Delay Estimation in STA under Dynamic Power Supply Noise [J]. 2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 766 - +
- [8] Framework for Dynamic Estimation of Power-Supply Noise and Path Delay [J]. PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2013, : 272 - 277
- [9] Error probability in synchronous digital circuits due to power supply noise [J]. 2007 INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, 2007, : 170 - 175
- [10] Power supply noise in delay testing [J]. 2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 510 - +