Media processor arrays for its unveiling

被引：0
|
作者：
Dipert, B
机构：
来源：
EDN | 2002年 / 47卷 / 23期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：22 / 22
页数：1
相关论文
共 50 条
  • [31] Localized algorithms for VLSI processor arrays
    Evans, DJ
    Gusev, M
    INTERNATIONAL JOURNAL OF COMPUTER MATHEMATICS, 2000, 75 (02) : 149 - 166
  • [32] ON THE DESIGN OF PIECEWISE REGULAR PROCESSOR ARRAYS
    THIELE, L
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 2239 - 2242
  • [33] Visual Odometry for Pixel Processor Arrays
    Bose, Laurie
    Chen, Jianing
    Carey, Stephen J.
    Dudek, Piotr
    Mayol-Cuevas, Walterio
    2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV), 2017, : 4614 - 4622
  • [34] Jacobi-specific processor arrays
    vanDijk, HW
    Hekstra, GJ
    Deprettere, EF
    INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS 1996, PROCEEDINGS, 1996, : 323 - 341
  • [35] GRACEFULLY DEGRADABLE PROCESSOR ARRAYS.
    Fortes, Jose A.B.
    Raghavendra, C.S.
    IEEE Transactions on Computers, 1985, C-34 (11) : 1033 - 1044
  • [36] Design of processor arrays for reconfigurable architectures
    Fimmel, D
    Merker, R
    JOURNAL OF SUPERCOMPUTING, 2001, 19 (01): : 41 - 56
  • [37] Localization of data transfer in processor arrays
    Fimmel, D
    Merker, R
    EURO-PAR'99: PARALLEL PROCESSING, 1999, 1685 : 401 - 408
  • [38] Determination of an optimal processor allocation in the design of massively parallel processor arrays
    Fimmel, D
    Merker, R
    ICA(3)PP 97 - 1997 3RD INTERNATIONAL CONFERENCE ON ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, 1997, : 309 - 322
  • [39] PARTITIONING OF PROCESSOR ARRAYS - A PIECEWISE REGULAR APPROACH
    TEICH, J
    THIELE, L
    INTEGRATION-THE VLSI JOURNAL, 1993, 14 (03) : 297 - 332
  • [40] A genetic approach for the reconfiguration of degradable processor arrays
    Fukushi, M
    Fukushima, Y
    Horiguchi, S
    DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, : 63 - 71
12345