On-demand FPGA run-time system for dynamical reconfiguration with adaptive priorities

被引：0
|
作者：
Ullmann, M [1 ]
Hübner, M [1 ]
Grimm, B [1 ]
Becker, J [1 ]
机构：
[1] Univ Karlsruhe, TH, Karlsruhe, Germany
来源：
FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS | 2004年 / 3203卷
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Microcontrollers and ASICs have become a dominant part during the last years in the development of embedded applications like automotive control units. As described in our previous contribution we presented an alternative approach exploiting the possibilities of partial run-time reconfiguration of state-of-the-art Xilinx Virtex FPGAs. Our approach used a run-time system software for controlling reconfiguration and message handling. This paper presents some new extensions introducing dynamic priority measures as a first approach for adaptive reconfiguration decisions.
引用
收藏
页码：454 / 463
页数：10
相关论文
共 50 条
  • [1] On-demand FPGA run-time system for flexible and dynamical reconfiguration
    Ullmann, Michael
    Huebner, Michael
    Becker, Juergen
    [J]. INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2005, 1 (3-4) : 193 - 204
  • [2] A dynamic reconfiguration run-time system
    Burns, J
    Donlin, A
    Hogg, J
    Singh, S
    deWit, M
    [J]. 5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 1997, : 66 - 75
  • [3] Run-time reconfiguration of FPGA-based drive controllers
    Schulz, B.
    Paiz, C.
    Hagemeyer, J.
    Mathapati, S.
    Porrmann, M.
    Boecker, J.
    [J]. 2007 EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS, VOLS 1-10, 2007, : 4648 - +
  • [4] Partial run-time reconfiguration of FPGA for computer vision applications
    Birla, Manish
    Vikrani, K. N.
    [J]. 2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 3344 - +
  • [5] Dynamic hardware plugins in an FPGA with partial run-time reconfiguration
    Horta, EL
    Lockwood, JW
    Taylor, DE
    Parlour, D
    [J]. 39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 343 - 348
  • [6] FPGA implementation of dynamic run-time behavior reconfiguration in robots
    Tadigotla, V.
    Sliger, L.
    Commuri, S.
    [J]. PROCEEDINGS OF THE 2006 IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT CONTROL, 2006, : 217 - +
  • [7] Netlist partitioning for FPGA-based run-time reconfiguration
    Dueck, S
    Kinsner, W
    [J]. IEEE CCEC 2002: CANADIAN CONFERENCE ON ELECTRCIAL AND COMPUTER ENGINEERING, VOLS 1-3, CONFERENCE PROCEEDINGS, 2002, : 584 - 590
  • [8] Development of a Run-Time Reconfiguration System with Low Reconfiguration Overhead
    J.P. Heron
    R. Woods
    S. Sezer
    R.H. Turner
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2001, 28 : 97 - 113
  • [9] Development of a Run-Time Reconfiguration System with low reconfiguration overhead
    Heron, JP
    Woods, R
    Sezer, S
    Turner, RH
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2001, 28 (1-2): : 97 - 113
  • [10] A Run-Time Reconfiguration Method for an FPGA-Based Electrical Capacitance Tomography System
    Wanta, Damian
    Smolik, Waldemar T.
    Kryszyn, Jacek
    Wroblewski, Przemyslaw
    Midura, Mateusz
    [J]. ELECTRONICS, 2022, 11 (04)
12345