A dynamic reconfiguration run-time system

被引:24
|
作者
Burns, J
Donlin, A
Hogg, J
Singh, S
deWit, M
机构
关键词
D O I
10.1109/FPGA.1997.624606
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The feasibility of run-time reconfiguration of FPGAs has been established by a large number of case studies. However, these systems have typically involved an ad hoc combination of hardware and software. The software that manages the dynamic reconfiguration is typically specialised to one application and one hardware configuration. We present three different applications of dynamic reconfiguration, based on research activities at Glasgow University, and extract a set of common requirements. We present the design of an extensible run-time system for managing the dynamic reconfiguration of FPGAs, motivated by these requirements. The system is called RAGE, and incorporates operating-system style services that permit sophisticated and high level operations on circuits.
引用
收藏
页码:66 / 75
页数:10
相关论文
共 50 条
  • [1] On dynamic run-time processor pipeline reconfiguration
    Tradowsky, Carsten
    Thoma, Florian
    Huebner, Michael
    Becker, Juergen
    [J]. 2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 419 - 424
  • [2] Development of a Run-Time Reconfiguration System with Low Reconfiguration Overhead
    J.P. Heron
    R. Woods
    S. Sezer
    R.H. Turner
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2001, 28 : 97 - 113
  • [3] Development of a Run-Time Reconfiguration System with low reconfiguration overhead
    Heron, JP
    Woods, R
    Sezer, S
    Turner, RH
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2001, 28 (1-2): : 97 - 113
  • [4] Run-time reconfiguration at Xilinx
    Guccione, SA
    [J]. PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, 2000, 1800 : 873 - 873
  • [5] Run-time mapping for dynamic reconfiguration management in embedded systems
    Benoit, Pascal
    Torres, Lionel
    Sassatelli, Gilles
    Robert, Michel
    Saint-Jean, Nicolas
    [J]. INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2010, 4 (3-4) : 276 - 291
  • [6] Dynamic hardware plugins in an FPGA with partial run-time reconfiguration
    Horta, EL
    Lockwood, JW
    Taylor, DE
    Parlour, D
    [J]. 39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 343 - 348
  • [7] FPGA implementation of dynamic run-time behavior reconfiguration in robots
    Tadigotla, V.
    Sliger, L.
    Commuri, S.
    [J]. PROCEEDINGS OF THE 2006 IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT CONTROL, 2006, : 217 - +
  • [8] Temporal placement for run-time reconfiguration
    Nahas, Carlos
    Guevara, Ricardo Villalobos
    Groza, Voicu
    [J]. 2006 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-5, 2006, : 2107 - +
  • [9] Viable run-time reconfiguration of hardware
    Hughes, K
    Gunther, B
    [J]. PROCEEDINGS OF THE 3RD AUSTRALASIAN COMPUTER ARCHITECTURE CONFERENCE, ACAC'98, 1998, 20 (04): : 67 - 74
  • [10] Design advantages of run-time reconfiguration
    Guccione, SA
    Levi, D
    [J]. RECONFIGURABLE TECHNOLOGY: FPGAS FOR COMPUTING AND APPLICATIONS, 1999, 3844 : 87 - 92