共 50 条
- [1] On dynamic run-time processor pipeline reconfiguration [J]. 2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 419 - 424
- [2] Development of a Run-Time Reconfiguration System with Low Reconfiguration Overhead [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2001, 28 : 97 - 113
- [3] Development of a Run-Time Reconfiguration System with low reconfiguration overhead [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2001, 28 (1-2): : 97 - 113
- [4] Run-time reconfiguration at Xilinx [J]. PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, 2000, 1800 : 873 - 873
- [6] Dynamic hardware plugins in an FPGA with partial run-time reconfiguration [J]. 39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 343 - 348
- [7] FPGA implementation of dynamic run-time behavior reconfiguration in robots [J]. PROCEEDINGS OF THE 2006 IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT CONTROL, 2006, : 217 - +
- [8] Temporal placement for run-time reconfiguration [J]. 2006 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-5, 2006, : 2107 - +
- [9] Viable run-time reconfiguration of hardware [J]. PROCEEDINGS OF THE 3RD AUSTRALASIAN COMPUTER ARCHITECTURE CONFERENCE, ACAC'98, 1998, 20 (04): : 67 - 74
- [10] Design advantages of run-time reconfiguration [J]. RECONFIGURABLE TECHNOLOGY: FPGAS FOR COMPUTING AND APPLICATIONS, 1999, 3844 : 87 - 92