Clock recovery circuit for optical packets

被引：61

作者：

Bintjas, C ^{[1
]}

Yiannopoulos, K

Pleros, N

Theophilopoulos, G

Kalyvas, M

Avramopoulos, H

Guekos, G

机构：

[1] Natl Tech Univ Athens, Dept Elect & Comp Engn, GR-15773 Athens, Greece

[2] ETH Hoenggerberg, Swiss Fed Inst Technol Zurich, CH-80923 Zurich, Switzerland

来源：

IEEE PHOTONICS TECHNOLOGY LETTERS | 2002年 / 14卷 / 09期

关键词：

all-optical clock recovery; Fabry-Perot filter; optical packet switched networks; semiconductor optical amplifier; ultrafast nonlinear interferometer;

D O I：

10.1109/LPT.2002.801095

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We demonstrate an all-optical clock recovery circuit for operation with short data packets of 10-Gb/s rate. The circuit uses a Fabry-Perot etalon and a nonlinear UNI gate and is capable of acquiring the clock signal within a few bits.

引用

页码：1363 / 1365

页数：3

共 50 条

[31] Wide dynamic range all-optical clock and data recovery from preamble-free NRZ-DPSK packets
Presi, Marco
Calabretta, Nicola
Contestabile, Giampiero
Ciaramella, Ernesto
IEEE PHOTONICS TECHNOLOGY LETTERS, 2007, 19 (5-8) : 372 - 374
[32] Multiwavelength all-optical clock recovery
Johnson, C
Demarest, K
Allen, C
Hui, R
Peddanarappagari, KV
Zhu, B
IEEE PHOTONICS TECHNOLOGY LETTERS, 1999, 11 (07) : 895 - 897
[33] Optical clock recovery methods: Review (Invited)
von Lerber, T.
Honkanen, S.
Tervonen, A.
Ludvigsen, H.
Kuppers, F.
OPTICAL FIBER TECHNOLOGY, 2009, 15 (04) : 363 - 372
[34] Clock recovery for all-optical regeneration
Zhang, Rui-Kang
Huang, Yong-Qing
Ren, Xiao-Min
Bandaoti Guangdian/Semiconductor Optoelectronics, 2002, 23 (03):
[35] All-optical clock recovery and regeneration
Li, GF
APOC 2002: ASIA-PACIFIC OPTICAL AND WIRELESS COMMUNICATIONS; OPTICAL COMPONENTS AND TRANSMISSION SYSTEMS, 2002, 4906 : 193 - 199
[36] Low Jitter and Wide Band frequency Clock Recovery Circuit
Telba, Ahmed A.
INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2010, 10 (04): : 234 - 237
[37] Multiple-bit-rate clock recovery circuit: theory
Kaplunenko, V
SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 1999, 12 (11): : 925 - 928
[38] A monolithic 10 Gb/s clock and data recovery circuit
School of Physics Science and Technology, Nanjing Normal University, Nanjing, 210046, China
不详
Proc. China-Japan Jt. Microw. Conf., CJMW, 1600, (481-484):
[39] Fast acquisition clock and data recovery circuit with low jitter
Zhang, RY
La Rue, GS
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (05) : 1016 - 1024
[40] A Monolithic 10 Gb/s Clock and Data Recovery Circuit
Hou Fenfei
Cao Xiaowei
2008 CHINA-JAPAN JOINT MICROWAVE CONFERENCE (CJMW 2008), VOLS 1 AND 2, 2008, : 436 - +

← 1 2 3 4 5 →