Supply voltage strategies for minimizing the power of CMOS processors

被引：6

作者：

Cai, J ^{[1
]}

Taur, Y ^{[1
]}

Huang, SF ^{[1
]}

Frank, DJ ^{[1
]}

Kosonocky, S ^{[1
]}

Dennard, RH ^{[1
]}

机构：

[1] IBM Corp, TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA

来源：

2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2002年

关键词：

D O I：

10.1109/VLSIT.2002.1015408

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a dual supply voltage strategy for reduction of the total (static and dynamic) power of high performance CMOS processors. By expressing CMOS delay, static power. and dynamic power in terms of the power supply voltage V-DD and threshold voltage V-T, an optimization procedure that takes the circuit activity factor into account is performed to find the VDD and VT for minimum total power at given performance levels. It is shown that 50% power reduction or 20% performance enhancement can be attained by adopting both a low (0.5V) supply voltage for high-activity circuits and a high (1.2V) supply voltage for low-activity circuits in a 100 nm-node CMOS technology.

引用

页码：102 / 103

页数：2

共 50 条

[41] Peak power minimizing algorithm by voltage scheduling
Su Yajuan
Wei Shaojun
Ye Tianchun
Chen Lan
Luo Jiajun
[J]. CHINESE JOURNAL OF ELECTRONICS, 2008, 17 (01) : 85 - 89
[42] Voltage dependent gate capacitance and its impact in estimating power and delay of CMOS digital circuits with low supply voltage
Nose, K
Chae, S
Sakurai, T
[J]. ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 228 - 230
[43] POWER-SUPPLY VOLTAGE IMPACT ON CIRCUIT PERFORMANCE FOR HALF AND LOWER SUBMICROMETER CMOS LSI
KAKUMU, M
KINUGAWA, M
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (08) : 1902 - 1908
[44] Voltage dependent gate capacitance and its impact in estimating power and delay of CMOS digital circuits with low supply voltage
[J]. Nose, Koichi, 2000, IEEE, Piscataway
[45] Design of a power supply and voltage references for a wirelessly powered ADC in 0.18-μm CMOS
Bako, Niko
Butkovic, Zeljko
Baric, Adrijan
[J]. 2015 8TH INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2015, : 62 - 67
[46] High Performance CMOS Level up Conversion for Systems with Low-Voltage Power Supply
Garcia, Jose-Carlos
Montiel-Nelson, Juan A.
Nooshabadi, S.
[J]. 2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
[47] A Low-Power CMOS Bandgap Voltage Reference for Supply Voltages Down to 0.5 V
Ria, Andrea
Catania, Alessandro
Bruschi, Paolo
Piotto, Massimo
[J]. ELECTRONICS, 2021, 10 (16)
[48] Robust design of rail-to-rail CMOS operational amplifiers for a low power supply voltage
Sakurai, S
Ismail, M
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (02) : 146 - 156
[49] Wide-Supply-Voltage-Range CMOS Bandgap Reference for In Vivo Wireless Power Telemetry
Zawawi, Ruhaifi Bin Abdullah
Abbasi, Wajahat H.
Kim, Seung-Hwan
Choi, Hojong
Kim, Jungsuk
[J]. ENERGIES, 2020, 13 (11)
[50] CHOICE OF POWER-SUPPLY VOLTAGE FOR HALF-MICROMETER AND LOWER SUBMICROMETER CMOS DEVICES
KAKUMU, M
KINUGAWA, M
HASHIMOTO, K
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (05) : 1334 - 1342

← 1 2 3 4 5 →