An Improved and Efficient Countermeasure against Fault Attacks for AES

被引:0
|
作者
Bedoui, Mouna [1 ]
Mestiri, Hassen [1 ]
Bouallegue, Belgacem [1 ,2 ]
Marzougui, Mehrez [1 ,2 ]
Qayyum, Mohammed [2 ]
Machhout, Mohsen [1 ]
机构
[1] Univ Monastir, Fac Sci Monastir, Elect & Microelect Lab EEL, Monastir, Tunisia
[2] King Khalid Univ, Coll Comp Sci, Abha, Saudi Arabia
关键词
Security; AES; Hardware Implementation; Fault detection; Fault Attacks;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Cryptographic circuits are used in areas that require confidentiality and a secure information exchange. Thus, these circuits use cryptographic algorithms proven resistant to conventional attacks by certified organizations of the state. For performance reasons, Advanced Encryption Standard (AES) is often physically implemented in cryptographic circuits. This implementation proves make these circuits susceptible to other types of attacks that exploit any kind of information from the system to obtain the secret key. In this paper, the simulation results indicate that error coverage of our proposed countermeasure archive 99.993%. The comparison of our simulation results with those of the previously reported fault detection schemes shown that our proposed scheme have highest frequency overhead.
引用
收藏
页码:209 / 212
页数:4
相关论文
共 50 条
  • [21] An Efficient Countermeasure against Power Attacks for ECC over GF(p)
    Ye, Jheng-Hao
    Huang, Szu-Han
    Shieh, Ming-Der
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 814 - 817
  • [22] Dynamic inhomogeneous S-Boxes in AES: A novel countermeasure against power analysis attacks
    Chen, Yicheng
    Zou, Xuecheng
    Liu, Zhenglin
    Han, Yu
    Zheng, Zhaoxia
    High Technology Letters, 2008, 14 (04) : 390 - 393
  • [23] An Energy-Efficient Neural Network Accelerator With Improved Resilience Against Fault Attacks
    Maji, Saurav
    Lee, Kyungmi
    Gongye, Cheng
    Fei, Yunsi
    Chandrakasan, Anantha P.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59 (09) : 3106 - 3116
  • [25] The Secured AES designs against Fault Injection Attacks: A comparative Study
    Benhadjyoussef, Noura
    Karmani, Mouna
    Machhout, Mohsen
    2020 5TH INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR SIGNAL AND IMAGE PROCESSING (ATSIP'2020), 2020,
  • [26] An Efficient AES Implementation against Timing Attacks Based on SoC
    Wang, Rui-jiao
    Zhang, Lu-guo
    Zheng, Bin
    ASIA-PACIFIC YOUTH CONFERENCE ON COMMUNICATION TECHNOLOGY 2010 (APYCCT 2010), 2010, : 357 - 360
  • [27] Hardening AES Hardware Implementations Against Fault and Error Inject Attacks
    Bu, Lake
    Kinsy, Michel A.
    PROCEEDINGS OF THE 2018 GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI'18), 2018, : 499 - 502
  • [28] AES T-Box protected against single fault attacks
    Ernesto Gil Aranguren
    Perez, Carlos M. Legon
    Diaz Pando, Humberto
    REVISTA CUBANA DE INGENIERIA, 2018, 9 (03): : 20 - 32
  • [29] Securing the AES Cryptographic Circuit Against Both Power and Fault Attacks
    Jinbao Zhang
    Ning Wu
    Fang Zhou
    Fen Ge
    Xiaoqiang Zhang
    Journal of Electrical Engineering & Technology, 2019, 14 : 2171 - 2180
  • [30] Securing the AES Cryptographic Circuit Against Both Power and Fault Attacks
    Zhang, Jinbao
    Wu, Ning
    Zhou, Fang
    Ge, Fen
    Zhang, Xiaoqiang
    JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2019, 14 (05) : 2171 - 2180