An 8-bit parallel DAC with segmented architecture

被引：7

作者：

Enuchenko, M. S. ^{[1
]}

Morozov, D. V. ^{[1
]}

Pilipko, M. M. ^{[1
]}

机构：

[1] Peter Great St Petersburg Polytech Univ, Politekhnicheskaya Ul 29, St Petersburg 195251, Russia

来源：

JOURNAL OF COMMUNICATIONS TECHNOLOGY AND ELECTRONICS | 2017年 / 62卷 / 01期

关键词：

D O I：

10.1134/S1064226917010053

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An 8-bit parallel DAC with a segmented architecture that employs a 4-bit binary and an unary segments is presented. A switched current source and a thermometric decoder are discussed. A test chip is fabricated using a 180-nm CMOS technology. Measured results show higher conversion rate and smaller chip area in comparison with other papers.

引用

页码：89 / 100

页数：12

共 50 条

[31] An 8-bit 700Ms/s Current-steering DAC
Luo, Lei
Ren, Jun Yan
2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1917 - 1920
[32] An 8-bit 3.5 GS/s Current Steering DAC for Wireless Applications
Taha, Mohamed
Morsi, Khaled M.
Naguib, Ahmed
2023 INTERNATIONAL MICROWAVE AND ANTENNA SYMPOSIUM, IMAS, 2023, : 162 - 165
[33] A COMPLETE SINGLE-SUPPLY MICROPROCESSOR-COMPATIBLE 8-BIT DAC
AMAZEEN, BE
HOLLOWAY, PR
MERCER, DA
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (06) : 1059 - 1070
[34] Design of Datapath Circuits for a Bit-Parallel 8-bit RSFQ Microprocessor
Qu, Pei-Yao
Tang, Guang-Ming
Ye, Xiao-Chun
Fan, Dong-Rui
Zhang, Zhi-Min
Sun, Ning-Hui
Qu, Pei-Yao
2019 IEEE INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC), 2019,
[35] The 8-bit MCU is dead, long live 8-bit MCU!
Flaherty, Nick
Electronics World, 2005, 111 (1829): : 12 - 13
[36] The 8-bit MCU is dead, long live 8-bit MCU!
Flaherty, N
ELECTRONICS WORLD, 2005, 111 (1830): : 12 - 13
[37] A 70-MHZ 8-BIT X 8-BIT PARALLEL PIPELINED MULTIPLIER IN 2.5-MU-M CMOS
HATAMIAN, M
CASH, GL
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (04) : 505 - 513
[38] 8-bit Efficient Digital PID Controller Architecture with Parallelism
Gupta, Kiran Agarwal
Sushma, S.
Murthy, K. S. Guru
2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2017, : 1286 - 1290
[39] An 8-bit 1.8 V 500 MS/s CMOS DAC with a novel four-stage current steering architecture
Sarkar, Santanu
Prasad, Ravi Sankar
Dey, Sanjoy Kumar
Belde, Vinay
Banerjee, Swapna
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 149 - +
[40] CHOOSE THE RIGHT 8-BIT DAC FROM IN-CIRCUIT TESTS, NOT SETTLING SPECS
BERNHARD, R
ELECTRONIC DESIGN, 1986, 34 (21) : 29 - &

← 1 2 3 4 5 →