FPGA-Based Hardware Acceleration for Boolean Satisfiability

被引：16
|
作者：
Gulati, Kanupriya [1 ]
Paul, Suganth
Khatri, Sunil P. [1 ]
Patil, Srinivas
Jas, Abhijit
机构：
[1] Texas A&M Univ, College Stn, TX 77843 USA
来源：
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS | 2009年 / 14卷 / 02期
关键词：
Performance; Algorithms; Design; Boolean satisfiabilty (SAT); boolean constant propagation (BCP); conflict induced clauses; non-chronological backtrack; FPGA;
D O I：
10.1145/1497561.1497576
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
We present an FPGA-based hardware solution to the Boolean satisfiability (SAT) problem, with the main goals of scalability and speedup. In our approach the traversal of the implication graph as well as conflict clause generation are performed in hardware, in parallel. The experimental results and their analysis, along with the performance models are discussed. We show that an order of magnitude improvement in runtime can be obtained over MiniSAT (the best-in-class software based approach) by using a Virtex-4 (XC4VFX140) FPGA device. The resulting system can handle instances with as many as 10K variables and 280K clauses.
引用
收藏
页数：11
相关论文
共 50 条
  • [1] Exploring Limits of Parallelism in FPGA-based Boolean Satisfiability
    Ivan, Teodor
    Aboulhamid, El Mostapha
    2013 2ND MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2013,
  • [2] FPGA-based DNA Basecalling Hardware Acceleration
    Wu, ZhongPan
    Hammad, Karim
    Mittmann, Robinson
    Magierowski, Sebastian
    Ghafar-Zadeh, Ebrahim
    Zhong, Xiaoyong
    2018 IEEE 61ST INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2018, : 1098 - 1101
  • [3] FHAST: FPGA-Based Acceleration of BOWTIE in Hardware
    Fernandez, Edward B.
    Villarreal, Jason
    Lonardi, Stefano
    Najjar, Walid A.
    IEEE-ACM TRANSACTIONS ON COMPUTATIONAL BIOLOGY AND BIOINFORMATICS, 2015, 12 (05) : 973 - 981
  • [4] Integrating FPGA-based hardware acceleration with relational databases
    Liu, Ke
    Tong, Haonan
    Sun, Zhongxiang
    Ren, Zhixin
    Huang, Guangkui
    Zhu, Hongyin
    Liu, Luyang
    Lin, Qunyang
    Zhang, Chuang
    PARALLEL COMPUTING, 2024, 119
  • [5] Real time Orthorectification by FPGA-based Hardware Acceleration
    Kuo, David
    Gordon, Don
    IMAGE AND SIGNAL PROCESSING FOR REMOTE SENSING XVI, 2010, 7830
  • [6] Lithographic Aerial Image Simulation with FPGA-Based Hardware Acceleration
    Cong, Jason
    Zou, Yi
    FPGA 2008: SIXTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, 2008, : 67 - 76
  • [7] Research Progress on FPGA-based Machine Learning Hardware Acceleration
    Wang C.
    Wang T.
    Ma X.
    Zhou X.-H.
    Jisuanji Xuebao/Chinese Journal of Computers, 2020, 43 (06): : 1161 - 1182
  • [8] FPGA-Based Hardware Acceleration of Lithographic Aerial Image Simulation
    Cong, Jason
    Zou, Yi
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2009, 2 (03)
  • [9] Hardware Acceleration of Image Registration Algorithm on FPGA-based Systems on Chip
    Stratakos, Ioannis
    Gourounas, Dimitrios
    Tsoutsouras, Vasileios
    Economopoulos, Theodore
    Matsopoulos, George
    Soudris, Dimitrios
    INTERNATIONAL CONFERENCE ON OMNI-LAYER INTELLIGENT SYSTEMS (COINS), 2019, : 92 - 97
  • [10] An FPGA-based Hardware Acceleration For Key Steps of Facet Imaging Algorithm
    Nan, Tianhao
    Zhu, Yongxin
    Li, Wanyi
    Chen, Xintong
    Song, Yuefeng
    Hou, Junjie
    4TH IEEE INTERNATIONAL CONFERENCE ON SMART CLOUD (SMARTCLOUD 2019) / 3RD INTERNATIONAL SYMPOSIUM ON REINFORCEMENT LEARNING (ISRL 2019), 2019, : 86 - 91
12345