Rapid prototyping of a system-on-a-chip for the BLAST algorithm implementation

被引:2
|
作者
Sotiriades, Euripides [1 ]
Kozanitis, Christos [1 ]
Chrysos, Grigorios [1 ]
Dollas, Apostolos [1 ,2 ]
机构
[1] Tech Univ Crete, Dept Elect & Comp Engn, Khania 73100, Crete, Greece
[2] Wright State Univ, Coll Engn & CS, ITRI, Dayton, OH USA
关键词
D O I
10.1109/RSP.2006.31
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In the course of rapid system prototyping of a large scale design and implementation of the BLAST algorithm for bioinformatics, we evaluated two different design methods. First, we used the "traditional" method of design with modeling in C and design and synthesis using VHDL. Second, we used the automated tools MATLAB/Simulink with two different design flows, i.e. the fully automated one from AM TLAB to bitstream, and, the architecture and subsystem development based on the MATLAB/Simulink results. We examine the tradeoffs between designer time, design quality and speed, and resource optimization. We analyze how modern tools such as MATLAB/Simulink can improve architecture design and facilitate "what if" scenarios. We conclude that conventional architecture development and design flow is still required for highly optimized system building but the architecture development capabilities of modern tools need to be assimilated in the design process.
引用
收藏
页码:223 / +
页数:2
相关论文
共 50 条
  • [41] Test bus sizing for system-on-a-chip
    Iyengar, V
    Chakrabarty, K
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2002, 51 (05) : 449 - 459
  • [42] Special issue on system-on-a-chip - Preface
    Hijiya, S
    [J]. FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2006, 42 (02): : 169 - 170
  • [43] A design strategy for system-on-a-chip testing
    Bennetts, B
    [J]. ELECTRONIC PRODUCTS MAGAZINE, 1997, 40 (01): : 57 - 59
  • [44] System-on-a-chip methodology for telecom applications
    Voros, NS
    Tsasakou, S
    Mariatos, V
    Birbas, M
    Birbas, A
    Andritsou, A
    [J]. 1998 URSI SYMPOSIUM ON SIGNALS, SYSTEMS, AND ELECTR ONICS, 1998, : 321 - 325
  • [45] Formal verification of an industrial system-on-a-chip
    Choi, H
    Yim, MK
    Lee, JY
    Yun, BW
    Lee, YT
    [J]. 2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 453 - 458
  • [46] System-on-a-chip global interconnect optimization
    Naeemi, A
    Venkatesan, R
    Meindl, JD
    [J]. 15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 399 - 403
  • [47] JPEG encoder system-on-a-chip demonstrator
    Hunter, J.K.
    McCanny, J.V.
    Simpson, A.
    Hu, Y.
    Doherty, J.G.
    [J]. Conference Record of the Asilomar Conference on Signals, Systems and Computers, 1999, 1 : 762 - 766
  • [48] A survey on system-on-a-chip design languages
    Habibi, A
    Tahar, S
    [J]. 3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 212 - 215
  • [49] The system-on-a-chip, microsystems computer industry
    Bell, G
    [J]. IEEE MICRO, 1996, 16 (06) : 52 - 52
  • [50] Moving toward system-on-a-chip testability
    Tuck, B
    [J]. COMPUTER DESIGN, 1997, 36 (10): : 17 - 18