共 50 条
- [41] Test bus sizing for system-on-a-chip [J]. IEEE TRANSACTIONS ON COMPUTERS, 2002, 51 (05) : 449 - 459
- [42] Special issue on system-on-a-chip - Preface [J]. FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2006, 42 (02): : 169 - 170
- [43] A design strategy for system-on-a-chip testing [J]. ELECTRONIC PRODUCTS MAGAZINE, 1997, 40 (01): : 57 - 59
- [44] System-on-a-chip methodology for telecom applications [J]. 1998 URSI SYMPOSIUM ON SIGNALS, SYSTEMS, AND ELECTR ONICS, 1998, : 321 - 325
- [45] Formal verification of an industrial system-on-a-chip [J]. 2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 453 - 458
- [46] System-on-a-chip global interconnect optimization [J]. 15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 399 - 403
- [47] JPEG encoder system-on-a-chip demonstrator [J]. Conference Record of the Asilomar Conference on Signals, Systems and Computers, 1999, 1 : 762 - 766
- [48] A survey on system-on-a-chip design languages [J]. 3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 212 - 215