共 50 条
- [21] The Effect of Interface Thickness of High-k/Metal Gate Stacks on NFET Dielectric Reliability 2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 510 - +
- [22] Chemical processing and materials compatibility of high-K dielectric materials for advanced gate stacks ULTRA CLEAN PROCESSING OF SILICON SURFACES 2000, 2001, 76-77 : 19 - 22
- [24] ON HIGH-K DIELECTRIC CAVITIES PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1952, 40 (02): : 224 - 224
- [25] Accurate Model for Time-Dependent Dielectric Breakdown of High-K Metal Gate Stacks 2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 523 - +
- [27] Effect of interlayer trapping and detrapping on the determination of interface state densities on high-k dielectric stacks PROCEEDINGS OF THE 2009 SPANISH CONFERENCE ON ELECTRON DEVICES, 2009, : 1 - +
- [29] Origins for Fermi Level Control in Metal/High-k/Si Stacks with Inserted Dielectric Layers SEMICONDUCTORS, DIELECTRICS, AND METALS FOR NANOELECTRONICS 11, 2013, 58 (07): : 65 - 70
- [30] Impact of Local Variations in High-k Dielectric on Breakdown and Recovery Characteristics of Advanced Gate Stacks 2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,