Spectrum imaging of high-k dielectric stacks

被引：0
|
作者：
MacKenzie, M [1 ]
Craven, AJ
McComb, DW
Hamilton, DA
McFadzean, S
机构：
[1] Univ Glasgow, Dept Phys & Astron, Glasgow G12 8QQ, Lanark, Scotland
[2] Univ London Imperial Coll Sci Technol & Med, Dept Mat, London SW7 2AZ, England
来源：
ELECTRON MICROSCOPY AND ANALYSIS 2003 | 2004年 / 179期
关键词：
D O I：
暂无
中图分类号：
TB3 [工程材料学];
学科分类号：
0805 ; 080502 ;
摘要：
Electron energy loss spectroscopy combined with spectrum imaging gives a powerful technique that can be used to examine the structural, chemical and electronic properties of materials on a sub-nanometre scale. We have used this technique to examine high-k dielectric devices. ELNES from experimental standards have been utilised in the interpretation of the data.
引用
收藏
页码：299 / 302
页数：4
相关论文
共 50 条
  • [21] The Effect of Interface Thickness of High-k/Metal Gate Stacks on NFET Dielectric Reliability
    Linder, Barry P.
    Cartier, Eduard
    Krishnan, Siddarth
    Stathis, James H.
    Kerber, Andreas
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 510 - +
  • [22] Chemical processing and materials compatibility of high-K dielectric materials for advanced gate stacks
    Guan, JJ
    Gale, GW
    Bersuker, G
    Jackson, M
    Huff, HR
    ULTRA CLEAN PROCESSING OF SILICON SURFACES 2000, 2001, 76-77 : 19 - 22
  • [23] A nanoanalytical investigation of high-k dielectric gate stacks for GaAs based MOSFET devices
    Longo, P.
    Craven, A. J.
    Holland, M. C.
    Moran, D. A. J.
    Thayne, I. G.
    MICROELECTRONIC ENGINEERING, 2009, 86 (03) : 214 - 217
  • [24] ON HIGH-K DIELECTRIC CAVITIES
    SCHLICKE, HM
    PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1952, 40 (02): : 224 - 224
  • [25] Accurate Model for Time-Dependent Dielectric Breakdown of High-K Metal Gate Stacks
    Nigam, T.
    Kerber, A.
    Peumans, P.
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 523 - +
  • [26] Recovery of the MOSFET and Circuit Functionality After the Dielectric Breakdown of Ultrathin High-k Gate Stacks
    Crespo-Yepes, A.
    Martin-Martinez, J.
    Rothschild, A.
    Rodriguez, R.
    Nafria, M.
    Aymerich, X.
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (06) : 543 - 545
  • [27] Effect of interlayer trapping and detrapping on the determination of interface state densities on high-k dielectric stacks
    Duenas, S.
    Castan, H.
    Garcia, H.
    Gomez, A.
    Bailon, L.
    Toledano-Luque, M.
    del Prado, A.
    Martil, I.
    Gonzalez-Diaz, G.
    PROCEEDINGS OF THE 2009 SPANISH CONFERENCE ON ELECTRON DEVICES, 2009, : 1 - +
  • [28] Nanoscale electrical characterization of ultrathin high-k dielectric MOS stacks: A conducting AFM study
    Uppal, H. J.
    Bernardini, S.
    Efthymiou, E.
    Volkos, S. N.
    Dimoulas, A.
    Markevich, V.
    Hamilton, B.
    Peaker, A. R.
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2008, 11 (5-6) : 250 - 253
  • [29] Origins for Fermi Level Control in Metal/High-k/Si Stacks with Inserted Dielectric Layers
    Eizenberg, M.
    Kornblum, L.
    SEMICONDUCTORS, DIELECTRICS, AND METALS FOR NANOELECTRONICS 11, 2013, 58 (07): : 65 - 70
  • [30] Impact of Local Variations in High-k Dielectric on Breakdown and Recovery Characteristics of Advanced Gate Stacks
    Pey, K. L.
    Shubhakar, K.
    Raghavan, N.
    Wu, X.
    Bosman, M.
    2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
12345