C-V PARAMETER EXTRACTION TECHNIQUE FOR CHARACTERISATION THE DIFFUSED JUNCTIONS OF SEMICONDUCTOR DEVICES

被引:4
|
作者
Cristea, Miron J. [1 ]
Babarada, Florin [1 ]
机构
[1] Univ Politehn Bucuresti, Fac Elect Telecommun & Informat Technol, Dept Devices Components & Elect Apparatus, Bucharest, Romania
关键词
modelling; simulation; optimization; design; characterization;
D O I
10.1109/SMICND.2008.4703419
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Considering the Gaussian model for the diffused junctions and beginning with the electric charge density equation applied for the semiconductor junctions, new relations for the depletion region width and barrier capacitance were obtained Based on these relations, a new C-V method to extract the parameters of semiconductor devices, respectively of semiconductor junctions is presented. A very good agreement was obtained between the theoretical model and experimental data. This technique can be applied to many semiconductor devices with diffused junctions, like p-n diodes, bipolar transistors, thyristors, IGBTs.
引用
收藏
页码:335 / 338
页数:4
相关论文
共 50 条
  • [41] All regimes mobility extraction using split C-V technique enhanced with charge-sheet model
    Hubert, Q.
    Carmona, M.
    Rebuffat, B.
    Innocenti, J.
    Masson, P.
    Masoero, L.
    Julien, F.
    Lopez, L.
    Chiquet, P.
    SOLID-STATE ELECTRONICS, 2015, 111 : 52 - 57
  • [42] Reliable gate stack and substrate parameter extraction based on C-V measurements for 14 nm node FDSOI technology
    Mohamad, B.
    Leroux, C.
    Rideau, D.
    Haond, M.
    Reimbold, G.
    Ghibaudo, G.
    SOLID-STATE ELECTRONICS, 2017, 128 : 10 - 16
  • [43] THE C-V, G-V AND IV TECHNIQUES AS A TOOL FOR THE STUDY OF REAL SEMICONDUCTOR SURFACES
    SZARO, L
    JOURNAL OF PHYSICS E-SCIENTIFIC INSTRUMENTS, 1989, 22 (07): : 503 - 510
  • [44] Gate-capacitance extraction from RF C-V measurements
    Sasse, GT
    de Kort, R
    Schmitz, J
    ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 113 - 116
  • [45] Considerations on the C-V characteristics of pentacene metal-insulator-semiconductor capacitors
    Jung, Keum-Dong
    Kim, Byung-ju
    Lee, Cheon An
    Park, Dong-Wook
    Park, Byung-Gook
    2006 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2006, : 572 - +
  • [46] ON THE EVALUATION THEORY OF C-V MEASUREMENTS ON NARROW GAP SEMICONDUCTOR MIS STRUCTURES
    GERMANOVA, KG
    VALCHEVA, EP
    REVUE DE PHYSIQUE APPLIQUEE, 1987, 22 (02): : 107 - 111
  • [47] Inverse modeling for C-V profiling of modulated-doped semiconductor structures
    Kokorev, M
    Maleev, N
    Pakhnin, D
    2000 INTERNATIONAL CONFERENCE ON MODELING AND SIMULATION OF MICROSYSTEMS, TECHNICAL PROCEEDINGS, 2000, : 392 - 395
  • [48] A SIMPLE METHOD OF MODELING THE C-V PROFILES OF HIGH-LOW JUNCTIONS AND HETEROJUNCTIONS
    MISSOUS, M
    RHODERICK, EH
    SOLID-STATE ELECTRONICS, 1985, 28 (03) : 233 - 237
  • [49] A model for the C-V characteristics of the metal-ferroelectric-insulator-semiconductor structure
    Zhang, Jun Jie
    Sun, Jing
    Zheng, Xue Jun
    SOLID-STATE ELECTRONICS, 2009, 53 (02) : 170 - 175
  • [50] Choice of electrolyte for doping profiling in Si by electrochemical C-V technique
    Basaran, E
    APPLIED SURFACE SCIENCE, 2001, 172 (3-4) : 345 - 350