C-V PARAMETER EXTRACTION TECHNIQUE FOR CHARACTERISATION THE DIFFUSED JUNCTIONS OF SEMICONDUCTOR DEVICES

被引:4
|
作者
Cristea, Miron J. [1 ]
Babarada, Florin [1 ]
机构
[1] Univ Politehn Bucuresti, Fac Elect Telecommun & Informat Technol, Dept Devices Components & Elect Apparatus, Bucharest, Romania
关键词
modelling; simulation; optimization; design; characterization;
D O I
10.1109/SMICND.2008.4703419
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Considering the Gaussian model for the diffused junctions and beginning with the electric charge density equation applied for the semiconductor junctions, new relations for the depletion region width and barrier capacitance were obtained Based on these relations, a new C-V method to extract the parameters of semiconductor devices, respectively of semiconductor junctions is presented. A very good agreement was obtained between the theoretical model and experimental data. This technique can be applied to many semiconductor devices with diffused junctions, like p-n diodes, bipolar transistors, thyristors, IGBTs.
引用
收藏
页码:335 / 338
页数:4
相关论文
共 50 条
  • [31] C-V characteristics of piezotronic metal-insulator-semiconductor transistor
    Zheng, Jiayang
    Zhou, Yongli
    Zhang, Yaming
    Li, Lijie
    Zhang, Yan
    SCIENCE BULLETIN, 2020, 65 (02) : 161 - 168
  • [32] AIR AS AN ADJUSTABLE INSULATOR FOR C-V AND G-V ANALYSIS OF SEMICONDUCTOR SURFACES
    MORELAND, J
    DRUCKER, J
    HANSMA, PK
    KOTTHAUS, JP
    ADAMS, A
    KVAAS, R
    APPLIED PHYSICS LETTERS, 1984, 45 (01) : 104 - 106
  • [33] Electrical characterisation of Schottky junctions: Anomalies, parameter extraction and barrier height engineering
    Horvath, ZJ
    PHYSICS OF SEMICONDUCTOR DEVICES, VOLS 1 AND 2, 1998, 3316 : 1085 - 1092
  • [34] Modeling and extraction technique for parasitic resistances in MOSFETs Combining DC I-V and low frequency C-V measurement
    Shin, Ja Sun
    Bae, Hagyoul
    Hong, Euiyoun
    Jang, Jaeman
    Yun, Daeyoun
    Lee, Jieun
    Kim, Dae Hwan
    Kim, Dong Myong
    SOLID-STATE ELECTRONICS, 2012, 72 : 78 - 81
  • [35] New interpretation of C-V measurements for determining the concentration profile in a semiconductor
    Yaremchuk, AF
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2001, 73 (04): : 503 - 509
  • [36] METHOD FOR DETERMINING C-V PROFILES IN SEMICONDUCTOR SUBSTRATES AND ACTIVE LAYERS
    HOLWAY, LH
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (04) : 1104 - 1110
  • [37] Effects of series and parallel resistances on the C-V characteristics of silicon-based metal oxide semiconductor (MOS) devices
    Rejaiba Omar
    Ben Amar Mohamed
    Matoussi Adel
    The European Physical Journal Plus, 130
  • [38] Effects of series and parallel resistances on the C-V characteristics of silicon-based metal oxide semiconductor (MOS) devices
    Omar, Rejaiba
    Mohamed, Ben Amar
    Adel, Matoussi
    EUROPEAN PHYSICAL JOURNAL PLUS, 2015, 130 (04):
  • [39] C-V TECHNIQUE ON SCHOTTKY CONTACTS - LIMITATION OF IMPLANTED PROFILES
    VOVES, J
    RYBKA, V
    TRESTIKOVA, V
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 1985, 37 (04): : 225 - 229
  • [40] TECHNIQUE FOR PLOTTING NONEQUILIBRIUM C-V CURVES OF AN MOS CAPACITOR
    OLENSKI, J
    MACHALICA, P
    ELECTRONICS LETTERS, 1975, 11 (11) : 232 - 234