Design of asynchronous circuits by synchronous CAD tools

被引:0
|
作者
Kondratyev, A [1 ]
Lwin, K [1 ]
机构
[1] Cadence Berkeley Lab, Berkeley, CA 94704 USA
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The roadblock to wide acceptance of asynchronous methodology is poor CAD support. Current asynchronous design tools require a significant re-education of designers, and their features are far behind synchronous commercial tools. This paper considers a particular subclass of asynchronous circuits (Null Convention Logic or NCL) and suggests a design flow that is based entirely on commercial CAD tools. This new design flow shows a significant area improvement over known flows based on NCL.
引用
收藏
页码:411 / 414
页数:4
相关论文
共 50 条
  • [31] Three-dimensional integrated circuits: Performance, design methodology, and CAD tools
    Das, S
    Chandrakasan, A
    Reif, R
    ISVLSI 2003: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW TRENDS AND TECHNOLOGIES FOR VLSI SYSTEMS DESIGN, 2003, : 13 - 18
  • [32] Race simulation CAD tool for asynchronous sequential circuits
    Wong, EMC
    Tan, LC
    Pek, SK
    ISIC-99: 8TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, DEVICES & SYSTEMS, PROCEEDINGS, 1999, : 343 - 346
  • [33] A CAD system for automatic synthesis of generalized asynchronous circuits
    Shieh, MD
    Horng, JM
    Sheu, MH
    Hsu, YC
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 818 - 821
  • [34] Desynchronization: Synthesis of asynchronous circuits from synchronous specifications
    Cortadella, Jordi
    Kondratyev, Alex
    Lavagno, Luciano
    Sotiriou, Christos P.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (10) : 1904 - 1921
  • [35] Automatic generation of synchronous test patterns for asynchronous circuits
    Roig, O
    Cortadella, J
    Pena, MA
    Pastor, E
    DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 620 - 625
  • [36] Automated Synchronous-to-Asynchronous Circuits Conversion: A Survey
    Simlastik, Martin
    Stopjakova, Viera
    INTEGRATED CIRCUIT AND SYSTEMS DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2009, 5349 : 348 - 358
  • [37] Globally asynchronous, locally synchronous circuits:: Overview and outlook
    Krstic, Milos
    Grass, Eckhard
    Guerkaynak, Frank K.
    Vivet, Pascal
    IEEE DESIGN & TEST OF COMPUTERS, 2007, 24 (05): : 430 - 441
  • [38] Synchronous full-scan for asynchronous handshake circuits
    Beest, FT
    Peeters, A
    Van Berkel, K
    Kerkhoff, H
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2003, 19 (04): : 397 - 406
  • [39] Synchronous Full-Scan for Asynchronous Handshake Circuits
    Frank te Beest
    Ad Peeters
    Kees van Berkel
    Hans Kerkhoff
    Journal of Electronic Testing, 2003, 19 : 397 - 406
  • [40] Comparison of RTL Conversion and GL Conversion from Synchronous Circuits to Asynchronous Circuits
    Semba, Shogo
    Saito, Hiroshi
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,