Embedded test technique extends 1149.1 boundary-scan architecture

被引：0

作者：

Desposito, J

机构：

来源：

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：50 / 50

页数：1

共 50 条

[1] Checks and questions to head off disaster in IEEE 1149.1 boundary-scan board test
Parker, KP
EDN, 1998, 43 (17) : 127 - +
[2] Boundary-scan test realization based on embedded system
Cui Wei
Feng Chang-Jiang
Mao Zhijun
ISTM/2009: 8TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, 2009, : 283 - 286
[3] WORKING WITH BOUNDARY-SCAN TEST
BISHOP, L
ELECTRONIC PRODUCTS MAGAZINE, 1993, 35 (10): : 65 - 71
[4] Using boundary-scan test
de Jong, Frans, 1600, (29):
[5] Socillator test: A delay test scheme for embedded ICs in the boundary-scan environment
Tan, TJ
Lee, CL
19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 158 - 162
[6] Design for boundary-scan test
Journal of Japan Institute of Electronics Packaging, 2020, 23 (03) : 243 - 247
[7] Working with boundary-scan test
Electronic Products (Garden City, New York), 1993, 35 (10):
[8] Boundary-Scan Technology for Chiplet Test
Kameyama S.
Journal of Japan Institute of Electronics Packaging, 2024, 27 (04) : 319 - 324
[9] A roadmap for boundary-scan test reuse
Wedge, G
Conner, T
INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 340 - 346
[10] DESIGNING FAULT-TOLERANT, TESTABLE, VLSI PROCESSORS USING THE IEEE P1149.1 BOUNDARY-SCAN ARCHITECTURE
ZORIAN, Y
JARWALA, N
PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 580 - 584