Design for boundary-scan test

被引：0

作者：

机构：

来源：

关键词：

D O I：

10.5104/JIEP.23.243

中图分类号：

学科分类号：

摘要：

[No abstract available]

引用

页码：243 / 247

页数：4

共 50 条

[1] WORKING WITH BOUNDARY-SCAN TEST
BISHOP, L
ELECTRONIC PRODUCTS MAGAZINE, 1993, 35 (10): : 65 - 71
[2] Using boundary-scan test
de Jong, Frans, 1600, (29):
[3] Working with boundary-scan test
Electronic Products (Garden City, New York), 1993, 35 (10):
[4] BOUNDARY-SCAN DESIGN FLOW
COLEMAN, J
KOSTLAN, D
COMPUTER DESIGN, 1993, 32 (10): : 73 - &
[5] Boundary-Scan Technology for Chiplet Test
Kameyama S.
Journal of Japan Institute of Electronics Packaging, 2024, 27 (04) : 319 - 324
[6] A roadmap for boundary-scan test reuse
Wedge, G
Conner, T
INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 340 - 346
[7] A Boundary-Scan Test Bus Controller Design for Mixed-Signal Test
Chen Shengjian
Xu Lei
2010 IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND INFORMATION SECURITY (WCNIS), VOL 2, 2010, : 22 - 25
[8] Design of boundary-scan clock cell
Yu, Dunshan
Shen, Xubang
Xiaoxing Weixing Jisuanji Xitong/Mini-Micro Systems, 19 (02): : 38 - 43
[9] Backplane interconnect test in a boundary-scan environment
Ke, MD
INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 717 - 724
[10] System issues in boundary-scan board test
Parker, KP
INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 724 - 728