Feedback driven instruction-set extension

被引:4
|
作者
Kastens, U [1 ]
Le, DK [1 ]
Slowik, A [1 ]
Thies, M [1 ]
机构
[1] Univ Paderborn, Fac Comp Sci Elect Engn & Math, Paderborn, Germany
关键词
design; performance; measurement; experimentation; instruction-set extensions; compiler generation; simulator generation; encryption; network processor; codesign;
D O I
10.1145/998300.997182
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Application specific instruction-set processors combine an efficient general purpose core with special purpose functionality that is tailored to a particular application domain. Since the extension of an instruction set and its utilization are non-trivial tasks, sophisticated tools have to provide guidance and support during design. Feedback driven optimization allows for the highest level of specialization, but calls for a simulator that is aware of the newly proposed instructions, a compiler that makes use of these instructions without manual intervention, and an application program that is representative for the targeted application domain. In this paper we introduce an approach for the extension of instruction sets that is built around a concise yet powerful processor abstraction. The specification of a processor is well suited to automatically generate the important parts of a compiler backend and cycle-accurate simulator. A typical design cycle involves the execution of the representative application program, evaluation of performance statistics collected by the simulator, refinement of the processor specification guided by performance statistics, and update of the compiler and simulator according to the refined specification. We demonstrate the usefulness of our novel approach by example of an instruction set for symmetric ciphers.
引用
收藏
页码:126 / 135
页数:10
相关论文
共 50 条
  • [31] Address code generation for DSP instruction-set architectures
    Lee, JY
    Park, IC
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2003, 8 (03) : 384 - 395
  • [32] Instruction-Set Accelerated Implementation of CRYSTALS-Kyber
    Bisheh-Niasar, Mojtaba
    Azarderakhsh, Reza
    Mozaffari-Kermani, Mehran
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (11) : 4648 - 4659
  • [33] Fast power estimation for automatic instruction-set selection
    Hallschmid, Peter
    Yeager, David
    Saleh, Resve
    [J]. 2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 510 - 513
  • [34] Instruction-set extensions tune MIPS CPUs for DSP
    不详
    [J]. ELECTRONIC DESIGN, 1999, 47 (11) : 26 - 26
  • [35] Fast and Practical Instruction-Set Randomization for Commodity Systems
    Portokalidis, Georgios
    Keromytis, Angelos D.
    [J]. 26TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE (ACSAC 2010), 2010, : 41 - 48
  • [36] VSIP : Implementation of video specific instruction-set processor
    Kim, Sung D.
    Flynn, Choong J.
    Sunwoo, Myung H.
    [J]. 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1075 - +
  • [37] Reconfigurable instruction-set application-tuning for DSP
    Mesman, B
    Zhao, Q
    Busa, N
    Leijten-Nowak, K
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2003, 12 (03) : 333 - 351
  • [38] AN ARCHITECTURAL FRAMEWORK FOR SUPPORTING HETEROGENEOUS INSTRUCTION-SET ARCHITECTURES
    SILBERMAN, GM
    EBCIOGLU, K
    [J]. COMPUTER, 1993, 26 (06) : 39 - 56
  • [39] An efficient framework for dynamic reconfiguration of instruction-set customization
    Huynh, Huynh Phung
    Sim, Joon Edward
    Mitra, Tulika
    [J]. DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2009, 13 (1-2) : 91 - 113
  • [40] An efficient framework for dynamic reconfiguration of instruction-set customization
    Huynh Phung Huynh
    Joon Edward Sim
    Tulika Mitra
    [J]. Design Automation for Embedded Systems, 2009, 13 : 91 - 113