An efficient framework for dynamic reconfiguration of instruction-set customization

被引:1
|
作者
Huynh Phung Huynh
Joon Edward Sim
Tulika Mitra
机构
[1] National University of Singapore,Department of Computer Science
来源
关键词
Customizable processors; Instruction-set extensions; Dynamic reconfiguration; Temporal partitioning; Runtime reconfiguration; Custom instructions;
D O I
暂无
中图分类号
学科分类号
摘要
We present an efficient framework for dynamic reconfiguration of application-specific custom instructions. A key component of this framework is an iterative algorithm for temporal and spatial partitioning of the loop kernels. Our algorithm maximizes the performance gain of an application while taking into consideration the dynamic reconfiguration cost. It selects the appropriate custom instructions for the loops and clubs them into one or more configurations. We model the temporal partitioning problem as a k-way graph partitioning problem. A dynamic programming based solution is used for the spatial partitioning. Comprehensive experimental results indicate that our iterative partitioning algorithm is highly scalable while producing optimal or near-optimal (99% of the optimal) performance gain.
引用
收藏
页码:91 / 113
页数:22
相关论文
共 50 条
  • [1] An efficient framework for dynamic reconfiguration of instruction-set customization
    Huynh, Huynh Phung
    Sim, Joon Edward
    Mitra, Tulika
    [J]. DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2009, 13 (1-2) : 91 - 113
  • [2] Introduction to Instruction-Set Customization
    Galuzzi, Carlo
    [J]. EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS, 2009, 5657 : 193 - 193
  • [3] An efficient retargetable framework for instruction-set simulation
    Reshadi, M
    Bansal, N
    Mishra, P
    Dutt, N
    [J]. CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, 2003, : 13 - 18
  • [4] PROCESSOR RECONFIGURATION THROUGH INSTRUCTION-SET METAMORPHOSIS
    ATHANAS, PM
    SILVERMAN, HF
    [J]. COMPUTER, 1993, 26 (03) : 11 - 18
  • [5] Instruction-set customization for real-time embedded systems
    Huynh, Huynh Phung
    Mitra, Tulika
    [J]. 2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 1472 - 1477
  • [6] A Lightweight Instruction-Set Simulator for Teaching of Dynamic Instruction Scheduling
    Liu, Wen-jie
    Shen, Li
    Wang, Zhi-ying
    [J]. 2016 11TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE & EDUCATION (ICCSE), 2016, : 871 - 876
  • [7] AN ARCHITECTURAL FRAMEWORK FOR SUPPORTING HETEROGENEOUS INSTRUCTION-SET ARCHITECTURES
    SILBERMAN, GM
    EBCIOGLU, K
    [J]. COMPUTER, 1993, 26 (06) : 39 - 56
  • [8] A framework for the automatic generation of instruction-set extensions for reconfigurable architectures
    Galuzzi, Carlo
    Bertels, Koen
    [J]. RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2008, 4943 : 280 - 286
  • [9] Accelerating Hash Computations through Efficient Instruction-set Customisation
    Sivanesan, Mayuran
    Chattopadhyay, Anupam
    Bajaj, Ronak
    [J]. 2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 362 - 367
  • [10] Instruction-set simulators: A survey
    Wan, H
    Gao, XP
    [J]. SYSTEM SIMULATION AND SCIENTIFIC COMPUTING, VOLS 1 AND 2, PROCEEDINGS, 2005, : 575 - 580