An efficient framework for dynamic reconfiguration of instruction-set customization

被引:1
|
作者
Huynh Phung Huynh
Joon Edward Sim
Tulika Mitra
机构
[1] National University of Singapore,Department of Computer Science
来源
关键词
Customizable processors; Instruction-set extensions; Dynamic reconfiguration; Temporal partitioning; Runtime reconfiguration; Custom instructions;
D O I
暂无
中图分类号
学科分类号
摘要
We present an efficient framework for dynamic reconfiguration of application-specific custom instructions. A key component of this framework is an iterative algorithm for temporal and spatial partitioning of the loop kernels. Our algorithm maximizes the performance gain of an application while taking into consideration the dynamic reconfiguration cost. It selects the appropriate custom instructions for the loops and clubs them into one or more configurations. We model the temporal partitioning problem as a k-way graph partitioning problem. A dynamic programming based solution is used for the spatial partitioning. Comprehensive experimental results indicate that our iterative partitioning algorithm is highly scalable while producing optimal or near-optimal (99% of the optimal) performance gain.
引用
收藏
页码:91 / 113
页数:22
相关论文
共 50 条
  • [31] APPLICATION-ADAPTIVE RECONFIGURATION OF MEMORY ADDRESS SHUFFLER FOR FPGA-EMBEDDED INSTRUCTION-SET PROCESSOR
    Kwon, Young-Su
    Koo, Bon-Tae
    Eum, Nak-Woong
    [J]. 2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2, 2008, : 209 - 214
  • [32] Design of architecture and instruction-set of RASIP for SDR
    Raju, K. Solomon
    Kartikeyan, M. V.
    Joshi, R. C.
    Shekhar, Chandra
    [J]. 2006 INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATIONS, VOLS 1 AND 2, 2007, : 480 - +
  • [33] Memory access optimizations in instruction-set simulators
    Reshadi, M
    Mishra, P
    [J]. 2005 International Conference on Hardware/Software Codesign and System Synthesis, 2005, : 237 - 242
  • [34] Instruction identification algorithm of instruction-set extensions based on relationship matrix
    Dai, L.
    [J]. ELECTRONICS LETTERS, 2011, 47 (12) : 689 - 690
  • [35] Address code generation for DSP instruction-set architectures
    Lee, JY
    Park, IC
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2003, 8 (03) : 384 - 395
  • [36] Instruction-set optimization for EoS encapsulation protocol processing
    Bo Shi
    Ge Ning
    Lin Xiaokang
    [J]. 2006 10TH INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2006, : 471 - +
  • [37] Instruction-Set Accelerated Implementation of CRYSTALS-Kyber
    Bisheh-Niasar, Mojtaba
    Azarderakhsh, Reza
    Mozaffari-Kermani, Mehran
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (11) : 4648 - 4659
  • [38] Instruction-set extensions tune MIPS CPUs for DSP
    不详
    [J]. ELECTRONIC DESIGN, 1999, 47 (11) : 26 - 26
  • [39] Fast power estimation for automatic instruction-set selection
    Hallschmid, Peter
    Yeager, David
    Saleh, Resve
    [J]. 2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 510 - 513
  • [40] Instruction-set extension for cryptographic applications on reconfigurable platform
    Majzoub, Sohaib
    Diab, Hassan
    [J]. 6TH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2006, : 173 - +