Synchronization in coupled Ikeda delay systems Experimental observations using Field Programmable Gate Arrays

被引:29
|
作者
Valli, D. [1 ]
Muthuswamy, B. [2 ]
Banerjee, S. [3 ]
Ariffin, M. R. K. [3 ,4 ]
Wahab, A. W. A. [5 ]
Ganesan, K. [1 ]
Subramaniam, C. K. [1 ]
Kurths, J. [6 ,7 ]
机构
[1] Vellore Inst Technol, TIFAC CORE, Vellore, Tamil Nadu, India
[2] Milwaukee Sch Engn, Milwaukee, WI USA
[3] Univ Putra Malaysia, Inst Math Res, Serdang 43400, Malaysia
[4] Univ Putra Malaysia, Dept Math, Fac Sci, Serdang 43400, Malaysia
[5] Univ Malaya, Fac Comp Sci & Informat Technol, Kuala Lumpur, Malaysia
[6] Humboldt Univ, D-10099 Berlin, Germany
[7] Potsdam Inst Climate Impact Res, Potsdam, Germany
来源
关键词
CHAOTIC BEHAVIOR; LASER SYSTEM; OSCILLATIONS;
D O I
10.1140/epjst/e2014-02144-8
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
In this work, we demonstrate the use of a Field Programmable Gate Array (FPGA) as a physical platform for realizing chaotic delay differential equations (DDE). Moreover, using our platform, we also experimentally study the synchronization between two time delayed systems. We illustrate two different experimental approaches - one is hardware co-simulation (using a Digilent Atlys with a Xilinx Spartan-6 FPGA) and the other is analog output (using a Terasic DE-2115 with an Altera Cyclone IV E FPGA).
引用
收藏
页码:1465 / 1479
页数:15
相关论文
共 50 条
  • [41] Hitting a nerve with field-programmable gate arrays
    Mencer, Oskar
    Allison, Dennis
    Blatt, Elad
    Cummings, Mark
    Flynn, Michael J.
    Harris, Jerry
    Hewitt, Carl
    Jacobson, Quinn
    Lavasani, Maysam
    Moazami, Mohsen
    Murray, Hal
    Nikravesh, Masoud
    Nowatzyk, Andreas
    Shand, Mark
    Shirazi, Shahram
    [J]. Queue, 2020, 18 (03):
  • [42] Yield enhancement of field-programmable gate arrays
    Howard, Neil J.
    Tyrrell, Andrew M.
    Allinson, Nigel M.
    [J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994, 2 (01): : 115 - 123
  • [43] Activity estimation for field-programmable gate arrays
    Lamoureux, Julien
    Wilton, Steven J. E.
    [J]. 2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 87 - 94
  • [44] IMPLEMENTING DIVISION WITH FIELD-PROGRAMMABLE GATE ARRAYS
    LOUIE, ME
    ERCEGOVAC, MD
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 7 (03): : 271 - 285
  • [45] Acceleration of Deep Neural Network Training Using Field Programmable Gate Arrays
    Tufa G.T.
    Andargie F.A.
    Bijalwan A.
    [J]. Computational Intelligence and Neuroscience, 2022, 2022
  • [46] Introducing Field Programmable Gate Arrays with Deeds Projects
    Donzellini, Giuliano
    Ponta, Domenico
    [J]. 2014 4th Interdisciplinary Engineering Design Education Conference (IEDEC), 2014, : 58 - 65
  • [47] LOGIC SYNTHESIS FOR FIELD-PROGRAMMABLE GATE ARRAYS
    HWANG, TT
    OWENS, RM
    IRWIN, MJ
    WANG, KH
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (10) : 1280 - 1287
  • [48] DBPM signal processing with field programmable gate arrays
    Lai Longwei
    Leng Yongbin
    Yi Xing
    Yan Yingbing
    Zhang Ning
    Yang Guisen
    Wang Baopeng
    Xiong Yun
    [J]. NUCLEAR SCIENCE AND TECHNIQUES, 2011, 22 (03) : 129 - 133
  • [49] Field programmable gate arrays based overcurrent relays
    Ahuja, S
    Kothari, L
    Vishwakarma, DN
    Balasubramanian, SK
    [J]. ELECTRIC POWER COMPONENTS AND SYSTEMS, 2004, 32 (03) : 247 - 255
  • [50] The application of field programmable gate arrays in engineering education
    Kuczborski, W
    [J]. 3RD GLOBAL CONGRESS ON ENGINEERING EDUCATION, CONGRESS PROCEEDINGS, 2002, : 319 - 321