Built-In Self-Test (BIST) Methods for MEMS: A Review

被引:17
|
作者
Hantos, Gergely [1 ]
Flynn, David [1 ]
Desmulliez, Marc P. Y. [1 ]
机构
[1] Heriot Watt Univ, Smart Syst Grp, Res Inst Sensors Signals & Syst, Sch Engn & Phys Sci, Earl Mountbatten Bldg, Edinburgh EH14 4AS, Midlothian, Scotland
基金
英国工程与自然科学研究理事会;
关键词
micro-electro-mechanical systems (MEMS) test; built-in-self-test (BIST); failure modes; multi-functional sensors; ELECTRICALLY-INDUCED STIMULI; PRESSURE SENSOR; ONLINE; ACCELEROMETER; PERFORMANCE;
D O I
10.3390/mi12010040
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
A novel taxonomy of built-in self-test (BIST) methods is presented for the testing of micro-electro-mechanical systems (MEMS). With MEMS testing representing 50% of the total costs of the end product, BIST solutions that are cost-effective, non-intrusive and able to operate non-intrusively during system operation are being actively sought after. After an extensive review of the various testing methods, a classification table is provided that benchmarks such methods according to four performance metrics: ease of implementation, usefulness, test duration and power consumption. The performance table provides also the domain of application of the method that includes field test, power-on test or assembly phase test. Although BIST methods are application dependent, the use of the inherent multi-modal sensing capability of most sensors offers interesting prospects for effective BIST, as well as built-in self-repair (BISR).
引用
收藏
页码:1 / 28
页数:28
相关论文
共 50 条
  • [41] Built-in self-test (BIST) design of high-speed carry-free dividers
    Wey, CL
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (01) : 141 - 145
  • [42] TEST SCHEDULING AND CONTROL FOR VLSI BUILT-IN SELF-TEST
    CRAIG, GL
    KIME, CR
    SALUJA, KK
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (09) : 1099 - 1109
  • [43] REALISTIC BUILT-IN SELF-TEST FOR STATIC RAMS
    DEKKER, R
    BEENKER, F
    THIJSSEN, L
    IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (01): : 26 - 34
  • [44] Built-in self-test methodology for A/D converters
    deVries, R
    Zwemstra, T
    Bruls, EMJG
    Regtien, PPL
    EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 353 - 358
  • [45] Integration of partial scan and built-in self-test
    AT&T Bell Lab, Princeton, United States
    Journal of Electronic Testing: Theory and Applications (JETTA), 1995, 7 (1-2): : 125 - 137
  • [46] Built-in self-test for embedded voltage regulator
    Shi, Jiang
    Smith, Ricky
    DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 133 - 136
  • [47] IMPLEMENTING A BUILT-IN SELF-TEST PLA DESIGN
    TREUER, R
    FUJIWARA, H
    AGARWAL, VK
    IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (02): : 37 - 48
  • [48] BUILT-IN SELF-TEST OF THE INTEL 80386 MICROPROCESSOR
    GELSINGER, PP
    VLSI SYSTEMS DESIGN, 1986, 7 (12): : 54 - 55
  • [49] Improved built-in self-test of sequential circuits
    Jabbari, Hosna
    Muzio, Jon C.
    Sun, Lin
    2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 78 - 81
  • [50] INTEGRATION OF PARTIAL SCAN AND BUILT-IN SELF-TEST
    LIN, CJ
    ZORIAN, Y
    BHAWMIK, S
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 7 (1-2): : 125 - 137