Shortest Path Search Algorithm in Optimal Two-Dimensional Circulant Networks: Implementation for Networks-on-Chip

被引:14
|
作者
Monakhova, Emilia A. [1 ]
Romanov, Aleksandr Yu [2 ]
Lezhnev, Evgenii V. [2 ]
机构
[1] Russian Acad Sci, Inst Computat Math & Math Geophys, Siberian Branch, Novosibirsk 630090, Russia
[2] Natl Res Univ, Higher Sch Econ, Moscow 101000, Russia
来源
IEEE ACCESS | 2020年 / 8卷
关键词
Routing; Generators; Topology; Network topology; Heuristic algorithms; Communication networks; Licenses; Two-dimensional circulant graphs; diameter; shortest path; optimal generalized Petersen graphs; networks-on-chip; DIAMETER;
D O I
10.1109/ACCESS.2020.3040323
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
For a family of optimal two-dimensional circulant networks with an analytical description, two new improved versions of the shortest path search algorithm with a constant complexity estimate are obtained. A simple, based on the geometric model of circulant graphs, proof of the formulas used for the shortest path search algorithm is given. Pair exchange algorithms are presented, and their estimates are given for networks-on-chip (NoCs) with a topology in the form of the considered graphs. New versions of the algorithm improve the previously proposed shortest path search algorithm for optimal generalized Petersen graphs with an analytical description. The new proposed algorithm is a promising solution for the use in NoCs which was confirmed by an experimental study while synthesizing NoC communication subsystems and comparing the consumed hardware resources with those when other previously developed routing algorithms.
引用
收藏
页码:215010 / 215019
页数:10
相关论文
共 50 条
  • [1] Adaptive Dynamic Shortest Path Search Algorithm in Networks-on-Chip Based on Circulant Topologies
    Monakhov, Oleg G.
    Monakhova, Emilia A.
    Romanov, Aleksandr Yu.
    Sukhov, Andrej M.
    Lezhnev, Evgenii V.
    [J]. IEEE ACCESS, 2021, 9 : 160836 - 160846
  • [2] Development of routing algorithms in networks-on-chip based on two-dimensional optimal circulant topologies
    Romanov, Aleksandr Yu.
    Lezhnev, Evgeny V.
    Glukhikh, Aleksandr Yu.
    Amerikanov, Aleksandr A.
    [J]. HELIYON, 2020, 6 (01)
  • [3] A COMPUTATION OF THE SHORTEST PATHS IN OPTIMAL TWO-DIMENSIONAL CIRCULANT NETWORKS
    Monakhova, E. A.
    [J]. PRIKLADNAYA DISKRETNAYA MATEMATIKA, 2020, (47): : 87 - 100
  • [4] Communication architecture optimization: Making the shortest path shorter in regular Networks-on-Chip
    Ogras, Umit Y.
    Marculescu, Radu
    Lee, Hyung Gyu
    Chang, Nachyuck
    [J]. 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 710 - +
  • [5] eXtended Torus routing algorithm for networks-on-chip: a routing algorithm for dynamically reconfigurable networks-on-chip
    Beldachi, Arash Farhadi
    Hollis, Simon
    Nunez-Yanez, Jose L.
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2014, 8 (03): : 148 - 162
  • [6] Implementation and Evaluation of a Congestion Aware Routing Algorithm for Networks-on-Chip
    Tedesco, Leonel
    Rosa, Thiago
    Clermidy, Fabien
    Calazans, Ney
    Moraes, Fernando
    [J]. SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2010, : 91 - 96
  • [7] Routing Algorithms in Optimal Degree Four Circulant Networks Based on Relative Addressing: Comparative Analysis for Networks-on-Chip
    Monakhova, Emilia A.
    Monakhov, Oleg G.
    Romanov, Aleksandr Y.
    [J]. IEEE TRANSACTIONS ON NETWORK SCIENCE AND ENGINEERING, 2023, 10 (01): : 413 - 425
  • [8] Development of a Universal Adaptive Fast Algorithm for the Synthesis of Circulant Topologies for Networks-on-Chip Implementations
    Romanov, A. Yu.
    Romanova, I. I.
    Glukhikh, A. Yu.
    [J]. 2018 IEEE 38TH INTERNATIONAL CONFERENCE ON ELECTRONICS AND NANOTECHNOLOGY (ELNANO), 2018, : 110 - 115
  • [9] Ring-Split: Deadlock-Free Routing Algorithm for Circulant Networks-on-Chip
    Romanov, Aleksandr Y.
    Myachin, Nikolay M.
    Lezhnev, Evgenii, V
    Ivannikov, Alexander D.
    El-Mesady, Ahmed
    [J]. MICROMACHINES, 2023, 14 (01)
  • [10] Buffer implementation for proteo networks-on-chip
    Saastamoinen, I
    Alho, M
    Nurmi, J
    [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 113 - 116