共 50 条
- [1] Adaptive Dynamic Shortest Path Search Algorithm in Networks-on-Chip Based on Circulant Topologies [J]. IEEE ACCESS, 2021, 9 : 160836 - 160846
- [3] A COMPUTATION OF THE SHORTEST PATHS IN OPTIMAL TWO-DIMENSIONAL CIRCULANT NETWORKS [J]. PRIKLADNAYA DISKRETNAYA MATEMATIKA, 2020, (47): : 87 - 100
- [4] Communication architecture optimization: Making the shortest path shorter in regular Networks-on-Chip [J]. 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 710 - +
- [5] eXtended Torus routing algorithm for networks-on-chip: a routing algorithm for dynamically reconfigurable networks-on-chip [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2014, 8 (03): : 148 - 162
- [6] Implementation and Evaluation of a Congestion Aware Routing Algorithm for Networks-on-Chip [J]. SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2010, : 91 - 96
- [7] Routing Algorithms in Optimal Degree Four Circulant Networks Based on Relative Addressing: Comparative Analysis for Networks-on-Chip [J]. IEEE TRANSACTIONS ON NETWORK SCIENCE AND ENGINEERING, 2023, 10 (01): : 413 - 425
- [8] Development of a Universal Adaptive Fast Algorithm for the Synthesis of Circulant Topologies for Networks-on-Chip Implementations [J]. 2018 IEEE 38TH INTERNATIONAL CONFERENCE ON ELECTRONICS AND NANOTECHNOLOGY (ELNANO), 2018, : 110 - 115
- [10] Buffer implementation for proteo networks-on-chip [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 113 - 116