共 50 条
- [1] Shortest Path Search Algorithm in Optimal Two-Dimensional Circulant Networks: Implementation for Networks-on-Chip [J]. IEEE ACCESS, 2020, 8 : 215010 - 215019
- [2] Development of a Universal Adaptive Fast Algorithm for the Synthesis of Circulant Topologies for Networks-on-Chip Implementations [J]. 2018 IEEE 38TH INTERNATIONAL CONFERENCE ON ELECTRONICS AND NANOTECHNOLOGY (ELNANO), 2018, : 110 - 115
- [4] Analysis of Approaches for Synthesis of Networks-on-chip by Using Circulant Topologies [J]. MECHANICAL SCIENCE AND TECHNOLOGY UPDATE (MSTU-2018), 2018, 1050
- [7] Communication architecture optimization: Making the shortest path shorter in regular Networks-on-Chip [J]. 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 710 - +
- [8] Virtual Coordinate System Based on a Circulant Topology for Routing in Networks-On-Chip [J]. SYMMETRY-BASEL, 2024, 16 (01):
- [10] 3-D topologies for networks-on-chip [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2006, : 285 - +