Approximate processing for low-power digital filtering using variable canonic signed digit coefficients

被引：3

作者：

Kim, YW

Yang, YM

Yoo, JT

Kim, SW

机构：

[1] Korea Univ, Sch Elect Engn, Sungbuk Ku, Seoul 136701, South Korea

[2] Anyang Univ, Dept Elect Engn, Anyang Shi, Kyonggi Do, South Korea

来源：

ELECTRONICS LETTERS | 2000年 / 36卷 / 01期

关键词：

D O I：

10.1049/el:20000050

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An alternative approximate processing method which dynamically adjusts the precision of the canonic signed digit (CSD) coefficients is proposed. This proposed method employs a two-stage search for finding approximated values of CSD coefficients. Experimental results show that the number of additions is reduced to 29.4%, 11.8%, and 3.9% for each approximation level.

引用

页码：11 / 13

页数：3

共 50 条

[41] A new method for low-power digital signal processing block design
QI Yue
Wei Bin
Wang Qin
Zhao Hongzhi
ISTM/2007: 7TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-7, CONFERENCE PROCEEDINGS, 2007, : 6376 - 6379
[42] Locate: Low-Power Viterbi Decoder Exploration using Approximate Adders
Bhattacharjya, Rajat
Maity, Biswadip
Dutt, Nikil
PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 409 - 413
[43] All pass transformation based variable digital filter design using low power approximate floating point adder and low power compressor based approximate multiplier
Thilagavathi, P.
Kumar, S. Senthil
Gowthami, D.
Sridevi, A.
INTEGRATION-THE VLSI JOURNAL, 2025, 102
[44] Low-power and variation-aware approximate arithmetic units for Image Processing Applications
Mirzaei, Mohammad
Mohammadi, Siamak
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2021, 138
[45] A Low-Power Variable-Resolution Asynchronous Analog-to-Digital Converter
Zanjani, Amirhossein
Jalali, Mohsen
2021 IRANIAN INTERNATIONAL CONFERENCE ON MICROELECTRONICS (IICM 2021), 2021,
[46] A Low-Power In-Memory Multiplication and Accumulation Array With Modified Radix-4 Input and Canonical Signed Digit Weights
Xiao, Rui
Zhang, Yewei
Wang, Bo
Xu, Yanfeng
Fan, Jicong
Shen, Haibin
Huang, Kejie
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (11) : 1700 - 1712
[47] A low-power SHA-3 designs using embedded digital signal processing slice on FPGA
Kundi, Dur-e-Shahwar
Aziz, Arshad
COMPUTERS & ELECTRICAL ENGINEERING, 2016, 55 : 138 - 152
[48] LOW-POWER ULTRASONIC-IMAGING USING DIGITAL CORRELATION
HAYWARD, G
GORFU, Y
ULTRASONICS, 1989, 27 (05) : 288 - 296
[49] Low-power FIR digital filters using residue arithmetic
Freking, WL
Parhi, KK
THIRTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 739 - 743
[50] Low-power analog image processing using transform imagers
Hasler, P
Bandyopadhyay, A
Anderson, DV
PROCEEDINGS OF THE 2002 IEEE 10TH DIGITAL SIGNAL PROCESSING WORKSHOP & 2ND SIGNAL PROCESSING EDUCATION WORKSHOP, 2002, : 333 - 338

← 1 2 3 4 5 →