Approximate processing for low-power digital filtering using variable canonic signed digit coefficients

被引：3

作者：

Kim, YW

Yang, YM

Yoo, JT

Kim, SW

机构：

[1] Korea Univ, Sch Elect Engn, Sungbuk Ku, Seoul 136701, South Korea

[2] Anyang Univ, Dept Elect Engn, Anyang Shi, Kyonggi Do, South Korea

来源：

ELECTRONICS LETTERS | 2000年 / 36卷 / 01期

关键词：

D O I：

10.1049/el:20000050

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An alternative approximate processing method which dynamically adjusts the precision of the canonic signed digit (CSD) coefficients is proposed. This proposed method employs a two-stage search for finding approximated values of CSD coefficients. Experimental results show that the number of additions is reduced to 29.4%, 11.8%, and 3.9% for each approximation level.

引用

页码：11 / 13

页数：3

共 50 条

[31] A low-power variable resolution analog-to-digital converter
Aust, C
Ha, DS
14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 460 - 463
[32] New Approximate Multiplier for Low Power Digital Signal Processing
Farshchi, Farzad
Abrishami, Muhammad Saeed
Fakhraie, Sied Mehdi
2013 17TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS 2013), 2013, : 25 - 30
[33] Low-Power Approximate Multipliers Using Encoded Partial Products and Approximate Compressors
Ansari, Mohammad Saeed
Jiang, Honglan
Cockburn, Bruce F.
Han, Jie
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2018, 8 (03) : 404 - 416
[34] A low-power design technique for digital signal processing applications
Varga, L
Hosszu, G
Kovács, F
MELECON 2000: INFORMATION TECHNOLOGY AND ELECTROTECHNOLOGY FOR THE MEDITERRANEAN COUNTRIES, VOLS 1-3, PROCEEDINGS, 2000, : 827 - 830
[35] An Approximate Low-Power Lifting Scheme Using Reversible Logic
Raveendran, Sithara
Edavoor, Pranose J.
Kumar, Nithin Y. B.
Vasantha, M. H.
IEEE ACCESS, 2020, 8 : 183367 - 183377
[36] Variable Frequency Digital PWM Controller for Low-Power Buck Converters
Krug, Markus
Nuber, Fabian
Bretthauer, Georg
2015 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2015, : 1226 - 1231
[37] A Variable-Voltage Low-Power Technique for Digital Circuit System
Xiao, An-Tai
Miao, Yung-Siang
Cheng, Ching-Hwa
Guo, Jiun-In
2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2016, : 13 - 14
[38] Using SOI to achieve low-power consumption in digital
Pelloie, JL
2005 IEEE International SOI Conference, Proceedings, 2005, : 14 - 17
[39] Genetic synthesis techniques for low-power digital signal processing circuits
Univ of Wales Cardiff, Cardiff, United Kingdom
IEE Colloq Dig, 29 (var paging):
[40] Vlsi architecture for low power minimum signed digit multiplier for fir filter and its signal processing applications
Vijeyakumar, K.N.
Sumathy, V.
Aishwarya, E.J.
Saravanakumar, S.
Devi, M. Gayathri
Journal of Theoretical and Applied Information Technology, 2012, 42 (01) : 50 - 58

← 1 2 3 4 5 →