On the Influence of Shared Memory Contention in Real-time Multicore Applications

被引:5
|
作者
Gracioli, Giovani [1 ]
Frohlich, Antonio Augusto [2 ]
机构
[1] UFSC, CEM, Hardware Software Integrat Lab LISHA, Joinville, SC, Brazil
[2] Univ Fed Santa Catarina, Comp Sci Dept INE, Hardware Software Integrat Lab LISHA, Florianopolis, SC, Brazil
关键词
cache coherence; contention for shared memory; real-time multicore systems; hardware performance counters; MULTIPROCESSORS; CACHES; CORES;
D O I
10.1109/SBESC.2014.8
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The continuous evolution of processor technology has allowed the utilization of multicore architectures in the embedded system domain. A major part of embedded systems, however, are inherently real-time (soft and hard) and the use of multicores in this domain is not straightforward due to their unpredictability in bounding worst-case execution scenarios. One of the main factors for unpredictability is the coherence through memory hierarchy. This paper characterizes the influence of contention for shared data memory in the context of embedded real-time applications. By using a benchmark, we have measured the impact of excessive shared memory invalidations on five processors with three different cache-coherence protocols (MESI, MOESI, and MESIF) and two memory organizations (UMA and ccNUMA). Results have shown that the execution time of an application is affected by the contention for shared memory (up to 3.8 times slower). We also provide an analysis on Hardware Performance Counters (HPCs) and propose to use them in order to monitor and detect excessive memory invalidations at run-time.
引用
下载
收藏
页码:25 / 30
页数:6
相关论文
共 50 条
  • [31] Real-time SPI based Radio Control Solving Hardware Contention for Asymmetric Multicore LTE Systems
    Srivastava, Pratiyush Mohan
    Rai, Harninder
    Chauhan, Pankaj
    2016 3RD INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATION SYSTEMS (ICACCS), 2016,
  • [32] MIRROR: Symmetric Timing Analysis for Real-Time Tasks on Multicore Platforms with Shared Resources
    Huang, Wen-Hung
    Chen, Jian-Jia
    Reineke, Jan
    2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2016,
  • [33] Memory reservation and shared page management for real-time systems
    Kim, Hyoseung
    Rajkumar, Ragunathan
    JOURNAL OF SYSTEMS ARCHITECTURE, 2014, 60 (02) : 165 - 178
  • [34] Real-Time Performance Analysis of Multiprocessor Systems with Shared Memory
    Schliecker, Simon
    Ernst, Rolf
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2010, 10 (02)
  • [35] REAL-TIME ISSUES ON MULTICORE ARCHITECTURES
    Sebestyen, Gheorghe
    Hangan, Anca
    Olaru, Vlad
    PROCEEDINGS OF 11TH INTERNATIONAL CARPATHIAN CONTROL CONFERENCE, 2010, 2010, : 223 - 226
  • [36] Real-time scheduling on multicore platforms
    Anderson, James H.
    Calandrino, John M.
    Devi, UmaMaheswari C.
    PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, 2006, : 179 - +
  • [37] Hardlock: Real-time multicore locking
    Strom, Torur Biskopsto
    Sparso, Jens
    Schoeberl, Martin
    JOURNAL OF SYSTEMS ARCHITECTURE, 2019, 97 : 467 - 476
  • [38] Real-Time Computing on Multicore Processors
    Sha, Lui
    Caccamo, Marco
    Mancuso, Renato
    Kim, Jung-Eun
    Yoon, Man-Ki
    Pellizzoni, Rodolfo
    Yun, Heechul
    Kegley, Russell B.
    Perlman, Dennis R.
    Arundale, Greg
    Bradford, Richard
    COMPUTER, 2016, 49 (09) : 69 - 77
  • [39] Scratchpad memory architectures and allocation algorithms for hard real-time multicore processors
    Liu, Yu
    Zhang, Wei
    Journal of Computing Science and Engineering, 2015, 9 (02) : 51 - 72
  • [40] Memory-Aware Scheduling Parallel Real-Time Tasks for Multicore Systems
    Lei, Zhenyang
    Lei, Xiangdong
    Long, Jun
    INTERNATIONAL JOURNAL OF SOFTWARE ENGINEERING AND KNOWLEDGE ENGINEERING, 2021, 31 (04) : 613 - 634