Online Periodic Test Mechanism for Homogeneous Many-core Processors

被引:0
|
作者
Kamran, Arezoo [1 ]
Navabi, Zainalabedin [1 ]
机构
[1] Univ Tehran, Sch Engn Coll, Dept Elect & Comp Engn, CAD Lab, Tehran, Iran
关键词
many-core; online testing; test broadcasting; reliability; reconfiguration;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A possible solution to the reliability challenges of new fabrication technologies is self-test and self-reconfiguration with no or limited external control. This necessitates the inclusion of mechanisms for detection, recovery and reconfiguration, providing the chip with self-healing capability. While appropriate mechanisms for system recovery and reconfiguration exist, detection remains to be a challenge in realization of self-healing and graceful degradable many-core processors. In this paper we propose a scalable test architecture to distribute test stimuli among homogeneous processing cores in a many-core processor. We have incorporated test infrastructure in the architecture that periodically suspends normal operation of processing cores and applies test to them. This procedure is performed in an online fashion without any downtime visible to the end user. Our proposed fault detection mechanism can be accompanied with appropriate recovery and reconfiguration techniques in order to realize a many-core processor with self-healing capability.
引用
收藏
页码:256 / 259
页数:4
相关论文
共 50 条
  • [1] Homogeneous Many-core Processor System Test Distribution and Execution Mechanism
    Kamran, Arezoo
    Navabi, Zainalabedin
    [J]. 2014 19TH IEEE EUROPEAN TEST SYMPOSIUM (ETS 2014), 2014,
  • [2] Thermal Investigation Into Power Multiplexing for Homogeneous Many-Core Processors
    Gupta, Man Prakash
    Cho, Minki
    Mukhopadhyay, Saibal
    Kumar, Satish
    [J]. JOURNAL OF HEAT TRANSFER-TRANSACTIONS OF THE ASME, 2012, 134 (06):
  • [3] Fault Tolerance Mechanism in Chip Many-Core Processors
    张磊
    韩银和
    李华伟
    李晓维
    [J]. Tsinghua Science and Technology, 2007, (S1) : 169 - 174
  • [4] A Flexible Hardware Barrier Mechanism for Many-Core Processors
    Soga, Takeshi
    Sasaki, Hiroshi
    Hirao, Tomoya
    Kondo, Masaaki
    Inoue, Koji
    [J]. 2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 61 - 68
  • [5] Hardware Acceleration of Online Error Detection in Many-Core Processors
    Kamran, Arezoo
    Navabi, Zainalabedin
    [J]. CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2015, 38 (02): : 143 - 153
  • [6] Accelerating the Calculation of Friedman Test Tables on Many-Core Processors
    Irigaray, Diego
    Dufrechou, Ernesto
    Pedemonte, Martin
    Ezzatti, Pablo
    Lopez-Vazquez, Carlos
    [J]. HIGH PERFORMANCE COMPUTING, CARLA 2019, 2020, 1087 : 122 - 135
  • [7] Economic models for many-core processors
    Kumar, Rakesh
    [J]. DR DOBBS JOURNAL, 2008, 33 (03): : 10 - 10
  • [8] Federated Scheduling in Clustered Many-core Processors
    Koike, Ryotaro
    Azumi, Takuya
    [J]. PROCEEDINGS OF THE 2021 IEEE/ACM 25TH INTERNATIONAL SYMPOSIUM ON DISTRIBUTED SIMULATION AND REAL TIME APPLICATIONS (DS-RT 2021), 2021,
  • [9] Fast Data Delivery for Many-Core Processors
    Bakhshalipour, Mohammad
    Lotfi-Kamran, Pejman
    Mazloumi, Abbas
    Samandi, Farid
    Naderan-Tahan, Mahmood
    Modarressi, Mehdi
    Sarbazi-Azad, Hamid
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (10) : 1416 - 1429
  • [10] Instruction Fusion for Multiscalar and Many-Core Processors
    Yaojie Lu
    Sotirios G. Ziavras
    [J]. International Journal of Parallel Programming, 2017, 45 : 67 - 78