Federated Scheduling in Clustered Many-core Processors

被引:0
|
作者
Koike, Ryotaro [1 ]
Azumi, Takuya [1 ]
机构
[1] Saitama Univ, Grad Sch Sci & Engn, Saitama, Japan
关键词
embedded systems; real-time systems; many-core; federated scheduling;
D O I
10.1109/DS-RT52167.2021.9576150
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
High-performance embedded systems, such as self-driving systems require platforms that reduce power consumption and perform high-performance processing. As satisfying both requirements, multi-/many-core processors are attracting attention. This paper focuses on a clustered many-core processors represented by Kalray MPPA. Clustered many-core processors regard multiple cores as a single cluster, with each cluster having private memory. A bus within each cluster performs communication. A network-on-chip (NoC) is used between clusters. These two communication speeds are different. However, it is inappropriate to always assume that the worst calculation is the slow NoC communication speed. This paper discusses a method to improve worst-case communication time estimation when applying federated scheduling on clustered many-core processors with routes at a different speed. Furthermore, this paper investigates an approach to assign dedicated cores in multiple clusters to reduce the number of required cores.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] DAG Scheduling Considering Parallel Execution for High-Load Processing on Clustered Many-core Processors
    Okamura, Ryo
    Azumi, Takuya
    [J]. 2022 IEEE/ACM 26TH INTERNATIONAL SYMPOSIUM ON DISTRIBUTED SIMULATION AND REAL TIME APPLICATIONS (DS-RT), 2022,
  • [2] Contention-Free Scheduling for Clustered Many-Core Platform
    Koike, Ryotaro
    Fukunaga, Takuro
    Igarashi, Shingo
    Azumi, Takuya
    [J]. 2020 IEEE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS), 2020,
  • [3] Tailoring Genetic Algorithm for Resource Scheduling in Many-Core Processors
    Hu, Xiande
    Li, Jingming
    Cheng, Jiaxing
    [J]. PROCEEDINGS OF THE 2015 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER ENGINEERING AND ELECTRONICS (ICECEE 2015), 2015, 24 : 465 - 471
  • [4] The Research on The CPU Intelligent Scheduling Based On The Many-core Processors
    Shao Zuozhi
    Zhang Yingqiang
    Mu Hongtao
    Cheng Rui
    [J]. PROCEEDINGS OF 2016 IEEE 7TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND SERVICE SCIENCE (ICSESS 2016), 2016, : 779 - 782
  • [5] Economic models for many-core processors
    Kumar, Rakesh
    [J]. DR DOBBS JOURNAL, 2008, 33 (03): : 10 - 10
  • [6] Power Gating Clustered Many-Core Architectures
    Musoll, Enric
    [J]. JOURNAL OF LOW POWER ELECTRONICS, 2008, 4 (03) : 290 - 300
  • [7] Fast Data Delivery for Many-Core Processors
    Bakhshalipour, Mohammad
    Lotfi-Kamran, Pejman
    Mazloumi, Abbas
    Samandi, Farid
    Naderan-Tahan, Mahmood
    Modarressi, Mehdi
    Sarbazi-Azad, Hamid
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (10) : 1416 - 1429
  • [8] Instruction Fusion for Multiscalar and Many-Core Processors
    Yaojie Lu
    Sotirios G. Ziavras
    [J]. International Journal of Parallel Programming, 2017, 45 : 67 - 78
  • [9] Efficient Fault Simulation on Many-Core Processors
    Kochte, Michael A.
    Schaal, Marcel
    Wunderlich, Hans-Joachim
    Zoellin, Christian G.
    [J]. PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 380 - 385
  • [10] Instruction Fusion for Multiscalar and Many-Core Processors
    Lu, Yaojie
    Ziavras, Sotirios G.
    [J]. INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2017, 45 (01) : 67 - 78