Comparison of High Level FPGA Hardware Design for Solving Tri-Diagonal Linear Systems

被引:9
|
作者
Warne, David J. [1 ]
Kelson, Neil A. [1 ,2 ]
Hayward, Ross F. [3 ]
机构
[1] Queensland Univ Technol, Brisbane, Qld 4001, Australia
[2] Queensland Univ Technol, High Performance Comp & Res Support, Brisbane, Qld, Australia
[3] Queensland Univ Technol, Sch Elect Engn & Comp Sci, Brisbane, Qld, Australia
来源
2014 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE | 2014年 / 29卷
关键词
Reconfigurable Computing; Field Programmable Gate Arrays; High Level Synthesis; Open Computing Language; Numerical Linear Algebra; Tri-diagonal Linear Systems;
D O I
10.1016/j.procs.2014.05.009
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Reconfigurable computing devices can increase the performance of compute intensive algorithms by implementing application specific co-processor architectures. The power cost for this performance gain is often an order of magnitude less than that of modern CPUs and GPUs. Exploiting the potential of reconfigurable devices such as Field-Programmable Gate Arrays (FPGAs) is typically a complex and tedious hardware engineering task. Recently the major FPGA vendors (Altera, and Xilinx) have released their own high-level design tools, which have great potential for rapid development of FPGA based custom accelerators. In this paper, we will evaluate Altera's OpenCL Software Development Kit, and Xilinx's Vivado High Level Sythesis tool. These tools will be compared for their performance, logic utilisation, and ease of development for the test case of a tri-diagonal linear system solver.
引用
收藏
页码:95 / 101
页数:7
相关论文
共 50 条
  • [31] Solving Dense Linear Systems on Platforms with Multiple Hardware Accelerators
    Quintana-Orti, Gregorio
    Igual, Francisco D.
    Quintana-Orti, Enrique S.
    van de Geijn, Robert
    ACM SIGPLAN NOTICES, 2009, 44 (04) : 121 - 129
  • [32] Solving linear systems on quantum hardware with hybrid HHL++
    Yalovetzky, Romina
    Minssen, Pierre
    Herman, Dylan
    Pistoia, Marco
    SCIENTIFIC REPORTS, 2024, 14 (01):
  • [33] Design of linear algebra hardware accelerators dedicated to implementation in FPGA devices
    Ratuszniak, Piotr
    PRZEGLAD ELEKTROTECHNICZNY, 2011, 87 (10): : 155 - 158
  • [34] Design and Implementation of MIMO-STBC Systems on FPGA Hardware
    Nguyen Trung Hieu
    Nguyen Thanh Tu
    Le Tran Danh
    Au Ngoc Duc
    Bui Huu Phu
    2012 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC 2012), 2012, : 274 - 277
  • [35] Hardware Design of Image Channel Denoiser for FPGA Embedded Systems
    Sharifi-Tehrani, Omid
    PRZEGLAD ELEKTROTECHNICZNY, 2012, 88 (3B): : 165 - 167
  • [36] High-Level Abstraction for Teaching Smart Systems Design with Modular Hardware
    Philipp, Francois
    Glesner, Manfred
    10TH EUROPEAN WORKSHOP ON MICROELECTRONICS EDUCATION (EWME), 2014, : 146 - 150
  • [37] TAO - A HIERARCHICAL DESIGN REPRESENTATION FOR HIGH-LEVEL SYNTHESIS OF HARDWARE SYSTEMS
    PATEL, MRK
    MICROPROCESSING AND MICROPROGRAMMING, 1990, 28 (1-5): : 323 - 326
  • [38] High-Level Synthesis Hardware Design for FPGA-Based Accelerators: Models, Methodologies, and Frameworks
    Molina, Romina Soledad
    Gil-Costa, Veronica
    Crespo, Maria Liz
    Ramponi, Giovanni
    IEEE ACCESS, 2022, 10 : 90429 - 90455
  • [39] A fast numerical algorithm for solving nearly penta-diagonal linear systems
    Jia, Ji-teng
    Kong, Qiong-xiang
    Sogabe, Tomohiro
    INTERNATIONAL JOURNAL OF COMPUTER MATHEMATICS, 2012, 89 (06) : 851 - 860
  • [40] Two fast algorithms for solving diagonal-plus-semiseparable linear systems
    Van Camp, E
    Mastronardi, N
    Van Barel, M
    JOURNAL OF COMPUTATIONAL AND APPLIED MATHEMATICS, 2004, 164 : 731 - 747