Sub-10 nm Nanopattern Architecture for 2D Material Field-Effect Transistors

被引:179
|
作者
Xu, Kai [1 ,6 ]
Chen, Dongxue [1 ,7 ,8 ]
Yang, Fengyou [1 ,6 ]
Wang, Zhenxin [1 ]
Yin, Lei [1 ,6 ]
Wang, Feng [1 ,6 ]
Cheng, Ruiqing [1 ,6 ]
Liu, Kaihui [7 ]
Xiong, Jie [5 ]
Liu, Qian [1 ,2 ,3 ,4 ]
He, Jun [1 ]
机构
[1] Chinese Acad Sci, Key Lab Nanosyst & Hierarchy Fabricat, CAS Ctr Excellence Nanosci, Natl Ctr Nanosci & Technol, Beijing 100190, Peoples R China
[2] Nankai Univ, MOE Key Lab Weak Light Nonlinear Photon, Tianjin 300457, Peoples R China
[3] Nankai Univ, TEDA Appl Phys Inst, Tianjin 300457, Peoples R China
[4] Nankai Univ, Sch Phys, Tianjin 300457, Peoples R China
[5] Univ Elect Sci & Technol China, State Key Lab Elect Thin Film & Integrated Device, Chengdu 610054, Peoples R China
[6] Univ Chinese Acad Sci, Beijing 100080, Peoples R China
[7] Peking Univ, Sch Phys, State Key Lab Mesoscop Phys, Beijing 100871, Peoples R China
[8] South Univ Sci & Technol China, Dept Phys, Shenzhen 518005, Peoples R China
基金
中国国家自然科学基金;
关键词
Sub-10; nm; nanopatterns; 2D materials; field-effect transistors; very-large-scale integration; MOS2; LOGIC; TOP;
D O I
10.1021/acs.nanolett.6b04576
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
Two-dimensional materials (2DMs) are competitive candidates in replacing or supplementing conventional semiconductors owing to their atomically uniform thickness.-However, current conventional micro/nanofabrication technologies realize hardly ultrashort channel and integration, especially for sub-10 nm. Meanwhile, experimental device performance associated with the scaling of dimension needs to be investigated, due to the short channel effects. Here, we show a novel and universal technological method to fabricate sub-10 rim gaps with sharp edges and steep sidewalls. The realization of sub-10 nm gaps derives from a corrosion crack along the cleavage plane of Bi2O3. By this method, ultrathin body field-effect transistors (FETs), consisting of 8.2 nm channel length, 6 rim high-k dielectric, and 0.7 nm monolayer MoS2, exhibit no obvious short channel effects. The corresponding current on/off ratio and subthreshold swing reaches to 106 and 140 mV/dec, respectively. Moreover, integrated circuits with sub-10 nm channel are capable of operating as digital inverters with high voltage gain. The results suggest our technological method can be used to fabricate the ultrashort channel nanopatterns, build the experimental groundwork for 2DMs FETs with sub-10 rim channel length and 2DMs integrated circuits, and offer new potential opportunities for large-scale device constructions and applications.
引用
收藏
页码:1065 / 1070
页数:6
相关论文
共 50 条
  • [21] 2D Semiconductor FETs-Projections and Design for Sub-10 nm VLSI
    Cao, Wei
    Kang, Jiahao
    Sarkar, Deblina
    Liu, Wei
    Banerjee, Kaustav
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (11) : 3459 - 3469
  • [22] M3C2(OH)2 (M = Zr and Hf): An Ideal Electrode Material for sub-5 nm 2D Field-Effect Transistors
    Dong, Mi-Mi
    Hao, Ze-Wen
    Niu, Yue
    Wang, Chuan-Kui
    Fu, Xiao-Xiao
    ADVANCED MATERIALS INTERFACES, 2022, 9 (34)
  • [23] Leveraging negative capacitance ferroelectric materials for performance boosting of sub-10 nm graphene nanoribbon field-effect transistors: a quantum simulation study
    Tamersit, Khalil
    Moaiyeri, Mohammad Hossein
    Jooq, Mohammad Khaleqi Qaleh
    NANOTECHNOLOGY, 2022, 33 (46)
  • [24] 2D layered halide perovskite for field-effect transistors
    Paul, Tufan
    Colella, Silvia
    Orgiu, Emanuele
    APPLIED PHYSICS REVIEWS, 2024, 11 (04):
  • [25] 2D Structures Based Field-Effect Transistors (Review)
    Ponomarenko, V. P.
    Popov, V. S.
    Popov, S., V
    JOURNAL OF COMMUNICATIONS TECHNOLOGY AND ELECTRONICS, 2022, 67 (09) : 1134 - 1151
  • [26] 2D Structures Based Field-Effect Transistors (Review)
    V. P. Ponomarenko
    V. S. Popov
    S. V. Popov
    Journal of Communications Technology and Electronics, 2022, 67 : 1134 - 1151
  • [27] Device and Circuit Level Gate Configuration Optimization for 2D Material Field-Effect Transistors
    Verreck, Devin
    Arutchelvan, Goutham
    Heyns, Marc M.
    Radu, Iuliana P.
    2019 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2019), 2019, : 283 - 286
  • [28] Theoretical Study of the Gate Leakage Current in Sub-10-nm Field-Effect Transistors
    Fischetti, Massimo V.
    Fu, Bo
    Vandenberghe, William G.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (11) : 3862 - 3869
  • [29] Construction and operation of sub-10 nm Vertical Molecular Transistors
    Mentovich, Elad
    Richter, Shachar
    INEC: 2010 3RD INTERNATIONAL NANOELECTRONICS CONFERENCE, VOLS 1 AND 2, 2010, : 646 - 647
  • [30] Bilayer Tellurene: A Potential p-Type Channel Material for Sub-10 nm Transistors
    Li, Qiuhui
    Xu, Lin
    Liu, Shiqi
    Yang, Jie
    Fang, Shibo
    Li, Ying
    Ma, Jiachen
    Zhang, Zhiyong
    Quhe, Ruge
    Yang, Jinbo
    Lu, Jing
    ADVANCED THEORY AND SIMULATIONS, 2021, 4 (02)