A Delay Estimation Method Using Reduced Model of RLC Interconnects

被引：0
|
作者：
Park, Chang-Woo [1 ]
Jeong, Moon-Sung [1 ]
Kim, Ki-Young [1 ]
Kim, Seok-Yoon [1 ]
机构：
[1] Soongsil Univ, Grad Sch, Dept Comp Sci, Seoul 156743, South Korea
来源：
IEEE EDAPS: 2008 ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM | 2008年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper proposes a new method for delay time calculation in RLC interconnects. This method is simple, yet precise. The proposed method can calculate the delay time of RLC interconnects by simple numerical formula calculation without complex moment calculation using reduced model RLC interconnects. The results using the proposed method for RLC circuits show that the average relative error is within 10% in comparison with HSPICE simulation results.
引用
收藏
页码：222 / 225
页数：4
相关论文
共 50 条
  • [1] Improved delay estimation method for RLC interconnects
    Zhou, Guofei
    Jin, Depeng
    Zeng, Lieguang
    Qinghua Daxue Xuebao/Journal of Tsinghua University, 2008, 48 (01): : 46 - 50
  • [2] An analytical delay model for RLC interconnects
    Kahng, AB
    Muddu, S
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 237 - 240
  • [3] An analytical delay model for RLC interconnects
    Kahng, AB
    Muddu, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (12) : 1507 - 1514
  • [4] Fast Estimation of Interconnects Delay in RLC Trees Using Neural Network
    Hoseini, Fahimeh Alsadat
    Masoumi, Nasser
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 1051 - +
  • [5] Delay model for dynamically switching coupled RLC interconnects
    Sharma, Devendra Kumar
    Kaushik, Brajesh Kumar
    Sharma, Rajender Kumar
    EUROPEAN PHYSICAL JOURNAL-APPLIED PHYSICS, 2014, 66 (01):
  • [6] An Analytical Crosstalk and Delay Model for VLSI RLC Coupled Interconnects
    Maheshwari, V.
    Khare, K.
    Jha, S. K.
    Kar, R.
    Manda, D., I
    PROCEEDINGS OF THE 2013 3RD IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE (IACC), 2013, : 1568 - 1572
  • [7] Efficient Delay and Crosstalk Modeling of RLC Interconnects Using Delay Algebraic Equations
    Roy, Sourajeet
    Dounavis, Anestis
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (02) : 342 - 346
  • [8] Analytical ramp delay model for distributed on-chip RLC interconnects
    Coulibaly, LM
    Kadim, HJ
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2004, : 457 - 460
  • [9] Analysis of delay caused by bridging RLC interconnects
    Zhou, QM
    Mohanram, K
    INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS, 2004, : 1044 - 1052
  • [10] High speed RLC equivalent RC delay model for global VLSI interconnects
    Jadav, Sunil
    vashishath, Munish
    Chandel, Rajeevan
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 100 (01) : 109 - 117
12345