A Delay Estimation Method Using Reduced Model of RLC Interconnects

被引:0
|
作者
Park, Chang-Woo [1 ]
Jeong, Moon-Sung [1 ]
Kim, Ki-Young [1 ]
Kim, Seok-Yoon [1 ]
机构
[1] Soongsil Univ, Grad Sch, Dept Comp Sci, Seoul 156743, South Korea
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes a new method for delay time calculation in RLC interconnects. This method is simple, yet precise. The proposed method can calculate the delay time of RLC interconnects by simple numerical formula calculation without complex moment calculation using reduced model RLC interconnects. The results using the proposed method for RLC circuits show that the average relative error is within 10% in comparison with HSPICE simulation results.
引用
收藏
页码:222 / 225
页数:4
相关论文
共 50 条
  • [31] Accelerated modeling of massively coupled RLC interconnects using the relative inductance extraction method
    Shakeri, Kaveh
    Meindl, James D.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (06) : 745 - 754
  • [32] Estimation of Crosstalk Noise for RLC Interconnects in Deep Submicron VLSI Circuit
    Maniruzzaman, Md.
    Ahmed, Shakil
    Fattah, Galib Md.
    Toma, Rafia Nishat
    2ND INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION COMMUNICATION TECHNOLOGY (ICEEICT 2015), 2015,
  • [33] A Novel Analytical Model for Analysis of Delay and Crosstalk in Non Linear RLC Interconnects for Ultra Low Power Applications
    Ravindra, J. V. R.
    Yagateela, Pandurangaiah
    Prasad, Narasimha
    UKSIM-AMSS 15TH INTERNATIONAL CONFERENCE ON COMPUTER MODELLING AND SIMULATION (UKSIM 2013), 2013, : 798 - 802
  • [34] Novel statistical delay model based on the birnbaum-saunders distribution for RLC interconnects in 90 nm technologies
    College of Information Science and Engineering, Zhejiang University, Hangzhou 310012, China
    不详
    Pan Tao Ti Hsueh Pao, 2008, 7 (1313-1317):
  • [35] Closed-Form Delay and Crosstalk Models for RLC On-Chip Interconnects Using a Matrix Rational Approximation
    Roy, Sourajeet
    Dounavis, Anestis
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (10) : 1481 - 1492
  • [36] Analysis of RLC Interconnect Delay Model using Second Order Approximation
    Sanaullah, Muhammad
    Chowdhury, Masud H.
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2756 - 2759
  • [37] An efficient analytical model of coupled on-chip RLC interconnects
    Yin, L
    He, L
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 385 - 390
  • [38] Improving Elmore model of RLC networks for Applying to SWCNT interconnects
    Behtoee, Behrouz
    Faez, Rahim
    MECHANICAL AND AEROSPACE ENGINEERING, PTS 1-7, 2012, 110-116 : 5078 - +
  • [39] An analytical model for delay and crosstalk estimation in interconnects under general switching conditions
    Becer, M
    Hajj, IN
    ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 831 - 834
  • [40] Low-power repeaters driving RC and RLC interconnects with delay and bandwidth constraints
    Chen, GQ
    Friedman, EG
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (02) : 161 - 172