An analytical delay model for RLC interconnects

被引：0
|
作者：
Kahng, AB [1 ]
Muddu, S [1 ]
机构：
[1] UNIV CALIF LOS ANGELES,DEPT COMP SCI,LOS ANGELES,CA 90095
来源：
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4 | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：237 / 240
页数：4
相关论文
共 50 条
  • [1] An analytical delay model for RLC interconnects
    Kahng, AB
    Muddu, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (12) : 1507 - 1514
  • [2] An Analytical Crosstalk and Delay Model for VLSI RLC Coupled Interconnects
    Maheshwari, V.
    Khare, K.
    Jha, S. K.
    Kar, R.
    Manda, D., I
    PROCEEDINGS OF THE 2013 3RD IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE (IACC), 2013, : 1568 - 1572
  • [3] Analytical ramp delay model for distributed on-chip RLC interconnects
    Coulibaly, LM
    Kadim, HJ
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2004, : 457 - 460
  • [4] Analytical delay models for RLC interconnects under ramp input
    Dept. of Electronic Eng., Shanghai Jiaotong Univ., Shanghai 200240, China
    Shanghai Jiaotong Daxue Xuebao, 2006, 3 (373-376):
  • [5] Delay model for dynamically switching coupled RLC interconnects
    Sharma, Devendra Kumar
    Kaushik, Brajesh Kumar
    Sharma, Rajender Kumar
    EUROPEAN PHYSICAL JOURNAL-APPLIED PHYSICS, 2014, 66 (01):
  • [6] A Delay Estimation Method Using Reduced Model of RLC Interconnects
    Park, Chang-Woo
    Jeong, Moon-Sung
    Kim, Ki-Young
    Kim, Seok-Yoon
    IEEE EDAPS: 2008 ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM, 2008, : 222 - 225
  • [7] An efficient analytical model of coupled on-chip RLC interconnects
    Yin, L
    He, L
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 385 - 390
  • [8] A Novel Analytical Model for Analysis of Delay and Crosstalk in Non Linear RLC Interconnects for Ultra Low Power Applications
    Ravindra, J. V. R.
    Yagateela, Pandurangaiah
    Prasad, Narasimha
    UKSIM-AMSS 15TH INTERNATIONAL CONFERENCE ON COMPUTER MODELLING AND SIMULATION (UKSIM 2013), 2013, : 798 - 802
  • [9] Analysis of delay caused by bridging RLC interconnects
    Zhou, QM
    Mohanram, K
    INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS, 2004, : 1044 - 1052
  • [10] Improved delay estimation method for RLC interconnects
    Zhou, Guofei
    Jin, Depeng
    Zeng, Lieguang
    Qinghua Daxue Xuebao/Journal of Tsinghua University, 2008, 48 (01): : 46 - 50
12345