Oxide scaling limit for future logic and memory technology

被引：26

作者：

Stathis, JH ^{[1
]}

DiMaria, DJ ^{[1
]}

机构：

[1] IBM Corp, Div Res, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA

来源：

MICROELECTRONIC ENGINEERING | 1999年 / 48卷 / 1-4期

关键词：

D O I：

10.1016/S0167-9317(99)00413-X

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The limit of MOSFET oxide scaling is examined from the viewpoint of reliability. Measurements of the voltage dependence of the defect generation rate and the thickness dependence of the critical defect density, together with the breakdown statistics for ultra-thin oxides, are used to provide a general framework for predicting the lifetime of ultra-thin oxides at operating voltage. It is argued that reliability is the limiting factor for oxide thickness reduction.

引用

页码：395 / 401

页数：7

共 50 条

[21] Non-Volatile Majority Function Logic Using Ferroelectric Memory for Logic in Memory Technology
Hwang, Junghyeon
Lim, Sehee
Kim, Giuk
Jung, Seong-Ook
Jeon, Sanghun
IEEE ELECTRON DEVICE LETTERS, 2022, 43 (07) : 1049 - 1052
[22] Future Logic Scaling: Towards Atomic Channels and Deconstructed Chips
Samavedam, S. B.
Ryckaert, J.
Beyne, E.
Ronse, K.
Horiguchi, N.
Tokei, Z.
Radu, I
Bardon, M. G.
Na, M. H.
Spessot, A.
Biesemans, S.
2020 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2020,
[23] Fundamental limit of gate oxide thickness scaling in advanced MOSFETs
Hirose, M
Koh, M
Mizubayashi, W
Murakami, H
Shibahara, K
Miyazaki, S
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2000, 15 (05) : 485 - 490
[24] Impact of Technology Scaling on the Combinational Logic Soft Error Rate
Mahatme, N. N.
Gaspard, N. J.
Assis, T.
Jagannathan, S.
Chatterjee, I.
Loveless, T. D.
Bhuva, B. L.
Massengill, L. W.
Wen, S. J.
Wong, R.
2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
[25] Magnetic Tunnel Junctions for Future Memory and Logic-in-Memory Applications
Sverdlov, Viktor
Mahmoudi, Hiwa
Markarov, Alexander
Selberherr, Siegfried
2014 PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2014, : 30 - 33
[26] Future directions and challenges for ETox flash memory scaling
Atwood, G
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (03) : 301 - 305
[27] Future memory technology: challenges and opportunities
Kim, Kinam
2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 5 - +
[28] STATUS AND FUTURE OF VMOS MEMORY TECHNOLOGY
RODGERS, TJ
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1979, 126 (08) : C340 - C340
[29] Memory Technology Trend and Future Challenges
Hong, Sungjoo
2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,
[30] Scaling analysis of phase-change memory technology
Pirovano, A
Lacaita, AL
Benvenuti, A
Pellizzer, F
Hudgens, S
Bez, R
2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 699 - 702

← 1 2 3 4 5 →