On the design of modulo 2n±1 adders

被引：0

作者：

Efstathiou, C ^{[1
]}

Vergos, HT ^{[1
]}

Nikolos, D ^{[1
]}

机构：

[1] TEI Athens, Dept Informat, Athens 12210, Greece

来源：

ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS | 2001年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

In this paper we present new architectures for the design of modulo 2(n)+/-1 adders, which are based on the use of the same design block. Our design block incorporates a parallel-prefix carry computation unit with a carry increment stage. VLSI implementations of the proposed architectures in a static CMOS technology reveal their superiority against all already known architectures when the area * time(2) product is used as a metric and n > 8.

引用

页码：517 / 520

页数：4

共 50 条

[41] Multifunction RNS modulo (2n±1) Multipliers Based on Modified Booth Encoding
Juang, Tso-Bing
Huang, Jian-Hao
2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 515 - 518
[42] Design of efficient modulo 2n+1 multipliers
Vergos, H. T.
Efstathiou, C.
IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (01): : 49 - 57
[43] EFFICIENT METHOD FOR DESIGNING MODULO {2n ± k} MULTIPLIERS
Pettenghi, Hector
Cotofana, Sorin
Sousa, Leonel
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (01)
[44] Designing of area and power efficient modulo 2N multiplier
Shalini, R. V.
Sampath, P.
2014 3RD INTERNATIONAL CONFERENCE ON ECO-FRIENDLY COMPUTING AND COMMUNICATION SYSTEMS (ICECCS 2014), 2014, : 246 - 249
[45] An improved RNS-to-binary converter for 7-modulus set {2n–5–1, 2n–3–1, 2n–2+1, 2n–1–1, 2n–1+1, 2n, 2n+1} for n even
M V N Madhavi Latha
Rashmi Ramesh Rachh
P V Ananda Mohan
Sādhanā, 2020, 45
[46] Weight of an n-dimensional Boolean vector and addition modulo 2n; The generalization to the case of modulo mn
Sevastyanov, B.A.
Discrete Mathematics and Applications, 5 (04):
[47] Synthesis of n-operand Modulo-Three Adders
Suprun, V. P.
Gorodetskii, D. A.
AUTOMATIC CONTROL AND COMPUTER SCIENCES, 2010, 44 (03) : 171 - 177
[48] Efficient Diminished-1 Modulo (2n +1) Adder Using Parallel Prefix Adder
Singhal, Subodh Kumar
Mohanty, B. K.
Patel, Sujit Kumar
Saxena, Gaurav
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (12)
[49] AN RNS TO BINARY CONVERTER IN 2N + 1, 2N, 2N - 1 MODULI SET
PREMKUMAR, AB
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (07): : 480 - 482
[50] (2n, 2n, 2n, 1)-Relative Difference Sets and Their Representations
Zhou, Yue
JOURNAL OF COMBINATORIAL DESIGNS, 2013, 21 (12) : 563 - 584

← 1 2 3 4 5 →