On the design of modulo 2n±1 adders

被引：0

作者：

Efstathiou, C ^{[1
]}

Vergos, HT ^{[1
]}

Nikolos, D ^{[1
]}

机构：

[1] TEI Athens, Dept Informat, Athens 12210, Greece

来源：

ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS | 2001年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

In this paper we present new architectures for the design of modulo 2(n)+/-1 adders, which are based on the use of the same design block. Our design block incorporates a parallel-prefix carry computation unit with a carry increment stage. VLSI implementations of the proposed architectures in a static CMOS technology reveal their superiority against all already known architectures when the area * time(2) product is used as a metric and n > 8.

引用

页码：517 / 520

页数：4

共 50 条

[1] On the Design of Modulo 2n±1 Subtractors and Adders/Subtractors
E. Vassalos
D. Bakalis
H. T. Vergos
Circuits, Systems, and Signal Processing, 2011, 30 : 1445 - 1461
[2] On the Design of Modulo 2 n ±1 Subtractors and Adders/Subtractors
Vassalos, E.
Bakalis, D.
Vergos, H. T.
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2011, 30 (06) : 1445 - 1461
[3] NOVEL ARCHITECTURES OF MODULO 2n ± 1 ADDERS FOR FIELD PROGRAMMABLE GATE ARRAY
Younes, Dina
Steffan, Pavel
ELECTRONIC DEVICES AND SYSTEMS: IMAPS CS INTERNATIONAL CONFERENCE 2011, 2011, : 51 - 56
[4] On the Design of Modulo 2n±1 Residue Generators
Tsoumanis, Kostas
Efstathiou, Constantinos
Moschopoulos, Nikos
Pekmestzi, Kiamal
2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 33 - 38
[5] Unified Approach to the Design of Modulo-(2n ± 1) Adders Based on Signed-LSB Representation of Residues
Jaberipur, Ghassem
Parhami, Behrooz
ARITH: 2009 19TH IEEE INTERNATIONAL SYMPOSIUM ON COMPUTER ARITHMETIC, 2009, : 57 - +
[6] Efficient modulo 2n ± 1 squarers
Bakalis, D.
Vergos, H. T.
Spyrou, A.
INTEGRATION-THE VLSI JOURNAL, 2011, 44 (03) : 163 - 174
[7] Memristor Based Modulo Multiplier Design For (2n-1) and 2n Radix
Banerjee, Arindam
Pal, Sohini
Bhattacharyya, Swapan
Das, Debesh Kumar
PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 20 - 24
[8] DESIGN OF MULTIOPERAND CARRY-SAVE ADDERS FOR ARITHMETIC MODULO (2N+1)
SKAVANTZOS, A
ELECTRONICS LETTERS, 1989, 25 (17) : 1152 - 1153
[9] MULTIFUNCTION RNS MODULO 2n ± 1 MULTIPLIERS
Juang, Tso-Bing
Kuo, Chao-Tsung
Wu, Go-Long
Huang, Jian-Hao
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2012, 21 (04)
[10] Improved modulo (2n + 1) multiplier for IDEA
Department of Computer Science and Information Engineering, National Taiwan University, Taipei, 106, Taiwan
不详
不详
J. Inf. Sci. Eng., 2007, 3 (907-919):

← 1 2 3 4 5 →