In-memory Learning with Analog Resistive Switching Memory: A Review and Perspective

被引:123
|
作者
Xi, Yue [1 ]
Gao, Bin [1 ]
Tang, Jianshi [1 ]
Chen, An [2 ]
Chang, Meng-Fan [3 ]
Hu, Xiaobo Sharon [4 ]
Spiegel, Jan Van Der [5 ]
Qian, He [1 ]
Wu, Huaqiang [1 ]
机构
[1] Tsinghua Univ, Inst Microelect, Beijing Natl Res Ctr Informat Sci & Technol BNRis, Beijing 100084, Peoples R China
[2] Semicond Res Corp, Durham, NC 27703 USA
[3] Natl Tsing Hua Univ, Dept Elect Engn, Hsinchu 30013, Taiwan
[4] Univ Notre Dame, Dept Comp Sci & Engn, Notre Dame, IN 46556 USA
[5] Univ Penn, Elect & Syst Engn Dept, Philadelphia, PA 19104 USA
关键词
Switches; Random access memory; Neural networks; Hardware; Performance evaluation; Artificial intelligence; Resistance; Analog resistive switching memory (RSM); in-memory learning; neuromorphic computing; resistive switching; NEURAL-NETWORK; SYNAPSE DEVICE; OPTIMIZATION; EXTRACTION; MEMRISTORS;
D O I
10.1109/JPROC.2020.3004543
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, we review the existing analog resistive switching memory (RSM) devices and their hardware technologies for in-memory learning, as well as their challenges and prospects. Since the characteristics of the devices are different for in-memory learning and digital memory applications, it is important to have an in-depth understanding across different layers from devices and circuits to architectures and algorithms. First, based on a top-down view from architecture to devices for analog computing, we define the main figures of merit (FoMs) and perform a comprehensive analysis of analog RSM hardware including the basic device characteristics, hardware algorithms, and the corresponding mapping methods for device arrays, as well as the architecture and circuit design considerations for neural networks. Second, we classify the FoMs of analog RSM devices into two levels. Level 1 FoMs are essential for achieving the functionality of a system (e.g., linearity, symmetry, dynamic range, level numbers, fluctuation, variability, and yield). Level 2 FoMs are those that make a functional system more efficient and reliable (e.g., area, operational voltage, energy consumption, speed, endurance, retention, and compatibility with back-end-of-line processing). By constructing a device-to-application simulation framework, we perform an in-depth analysis of how these FoMs influence in-memory learning and give a target list of the device requirements. Lastly, we evaluate the main FoMs of most existing devices with analog characteristics and review optimization methods from programming schemes to materials and device structures. The key challenges and prospects from the device to system level for analog RSM devices are discussed.
引用
收藏
页码:14 / 42
页数:29
相关论文
共 50 条
  • [21] In-Memory Hamming Similarity Computation in Resistive Arrays
    Cassuto, Yuval
    Crammer, Koby
    2015 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY (ISIT), 2015, : 819 - 823
  • [22] ALPINE: Analog In-Memory Acceleration With Tight Processor Integration for Deep Learning
    Klein, Joshua
    Boybat, Irem
    Qureshi, Yasir Mahmood
    Dazzi, Martino
    Levisse, Alexandre
    Ansaloni, Giovanni
    Zapater, Marina
    Sebastian, Abu
    Atienza, David
    IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (07) : 1985 - 1998
  • [23] Multistate Resistive Switching Memory for Synaptic Memory Applications
    Hota, Mrinal K.
    Hedhili, Mohamed N.
    Wehbe, Nimer
    McLachlan, Martyn A.
    Alshareef, Husam N.
    ADVANCED MATERIALS INTERFACES, 2016, 3 (18):
  • [24] Evaluating an Analog Main Memory Architecture for All-Analog In-Memory Computing Accelerators
    Adam, Kazybek
    Monga, Dipesh
    Numan, Omar
    Singh, Gaurav
    Halonen, Kari
    Andraud, Martin
    2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024, 2024, : 248 - 252
  • [25] A review of in-memory computing for machine learning: architectures, options
    Snasel, Vaclav
    Dang, Tran Khanh
    Kueng, Josef
    Kong, Lingping
    INTERNATIONAL JOURNAL OF WEB INFORMATION SYSTEMS, 2024, 20 (01) : 24 - 47
  • [26] Capacitive and Inductive Characteristics of Volatile Perovskite Resistive Switching Devices with Analog Memory
    Gonzales, Cedric
    Bou, Agustin
    Guerrero, Antonio
    Bisquert, Juan
    JOURNAL OF PHYSICAL CHEMISTRY LETTERS, 2024, 15 (25): : 6496 - 6503
  • [27] Resistive Memory Process Optimization for High Resistance Switching Toward Scalable Analog Compute Technology for Deep Learning
    Kim, Y.
    Seo, S-C
    Consiglio, S.
    Jamison, P.
    Higuchi, H.
    Rasch, M.
    Wu, E. Y.
    Kong, D.
    Saraf, I
    Catano, C.
    Muralidhar, R.
    Nguyen, S.
    DeVries, S.
    Van der Straten, O.
    Sankarapandian, M.
    Pujari, R. N.
    Gasasira, A.
    Mcdermott, S. M.
    Miyazoe, H.
    Koty, D.
    Yang, Q.
    Yan, H.
    Clark, R.
    Tapily, K.
    Engelmann, S.
    Robison, R. R.
    Wajda, C.
    Mosden, A.
    Tsunomura, T.
    Soave, R.
    Saulnier, N.
    Haensch, W.
    Leusink, G.
    Biolsi, P.
    Narayanan, V
    Ando, T.
    IEEE ELECTRON DEVICE LETTERS, 2021, 42 (05) : 759 - 762
  • [28] Optimization of Projected Phase Change Memory for Analog In-Memory Computing Inference
    Li, Ning
    Mackin, Charles
    Chen, An
    Brew, Kevin
    Philip, Timothy
    Simon, Andrew
    Saraf, Iqbal
    Han, Jin-Ping
    Sarwat, Syed Ghazi
    Burr, Geoffrey W.
    Rasch, Malte
    Sebastian, Abu
    Narayanan, Vijay
    Saulnier, Nicole
    ADVANCED ELECTRONIC MATERIALS, 2023, 9 (06)
  • [29] A Novel In-memory Matching Circuit Based on Non-volatile Resistive Memory
    Quang-Kien Trinh
    Quang-Manh Duong
    Xuan-Tien Do
    Van-Phuc Hoang
    Hoang-Gia Vu
    Van-Ngoc Dinh
    Xuan-Uoc Dao
    2022 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT), 2022, : 97 - 100
  • [30] MPIM: Multi-Purpose In-Memory Processing Using Configurable Resistive Memory
    Imani, Mohsen
    Kim, Yeseong
    Rosing, Tajana
    2017 22ND ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2017, : 757 - 763