A collector-up heterojunction bipolar transistor using a p-type doping buried layer

被引:0
|
作者
Hsu, Hung-tsao [1 ]
Hsin, Yue-ming [1 ]
机构
[1] Natl Cent Univ, Dept Elect Engn, Jhongli 32001, Taiwan
关键词
D O I
10.1088/0268-1242/21/12/039
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we report a collector-up npn heterojunction bipolar transistor (C-up HBT) which employs a p-type doping buried layer inserted between an extrinsic emitter and a subemitter for current confinement. Fabrication of C-up AlGaAs/GaAs HBTs with a selectively buried layer by metalorganic chemical vapour deposition (MOCVD) regrowth is described. The fabricated C-up AlGaAs/ GaAs HBT demonstrates good common-emitter I-V characteristics and a current gain of 18. A systematic analysis is performed to verify the functionality of the p-type doping buried layer using a two-dimensional device simulator. It is found that the p-type doping buried layer should be biased properly to achieve the high efficiency of current confinement. And the HBT with a large Delta E-V at the base-emitter heterojunction is preferred for the proposed C-up HBTs to reduce hole back-injection.
引用
收藏
页码:1728 / 1732
页数:5
相关论文
共 50 条
  • [41] Simulation and fabrication of InGaP/Al0.98Ga0.02As/GaAs oxide-confined collector-up heterojunction bipolar transistors
    Chen, WB
    Su, YK
    Lin, CL
    Wang, HC
    Yu, HC
    Chen, SM
    Su, JY
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2004, 43 (8A): : 5174 - 5177
  • [42] Thermal analysis of multi-finger GaInP collector-up heterojunction bipolar transistors with miniature heat-dissipation packaging structures
    Lee, Pei-Hsuan
    Tseng, Hsien-Cheng
    Chou, Jung-Hua
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2010, 23 (01) : 32 - 41
  • [43] p-type ZnO layer formation by excimer laser doping
    Aoki, T
    Shimizu, Y
    Miyake, A
    Nakamura, A
    Nakanishi, Y
    Hatanaka, Y
    PHYSICA STATUS SOLIDI B-BASIC SOLID STATE PHYSICS, 2002, 229 (02): : 911 - 914
  • [44] Breakdown voltage model of a PSOI structure with a p-type buried layer
    Duan, Baoxing
    Zhang, Bo
    Li, Zhaoji
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2005, 26 (11): : 2149 - 2153
  • [45] LOW TURN-ON VOLTAGE OPERATION OF COLLECTOR-UP GE/GAAS HETEROJUNCTION BIPOLAR-TRANSISTORS WITH F(MAX)=112 GHZ
    KAWANAKA, M
    IGUCHI, N
    SONE, J
    NEC RESEARCH & DEVELOPMENT, 1995, 36 (01): : 165 - 172
  • [46] GaInP/GaAs collector-up tunneling-collector heterojunction bipolar transistors (C-up TC-HBTs): Optimization of fabrication process and epitaxial layer structure for high-efficiency high-power amplifiers
    Mochizuki, K
    Welty, RJ
    Asbeck, PM
    Lutz, CR
    Welser, RE
    Whitney, SJ
    Pan, NR
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (12) : 2277 - 2283
  • [47] MoOx as Hole-Selective Collector in p-type Si Heterojunction Solar Cells
    Della Noce, Marco
    Bobeico, Eugenia
    Lancellotti, Laura
    Mercaldo, Lucia V.
    Usatii, Iurie
    Delli Veneri, Paola
    SILICONPV 2018: THE 8TH INTERNATIONAL CONFERENCE ON CRYSTALLINE SILICON PHOTOVOLTAICS, 2018, 1999
  • [48] Enhancement of Punch-through Voltage in GaN with Buried P-type Layer Utilizing Polarization-induced Doping
    Li, Wenshen
    Zhu, Mingda
    Nomoto, Kazuki
    Hu, Zongyang
    Gao, Xiang
    Pilla, Manyam
    Jena, Debdeep
    Xing, Huili Grace
    PRODCEEDINGS OF THE 2018 IEEE 30TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2018, : 228 - 231
  • [49] Novel Si/SiC heterojunction lateral double-diffused metal–oxide semiconductor field-effect transistor with p-type buried layer breaking silicon limit
    段宝兴
    黄鑫
    宋海涛
    王彦东
    杨银堂
    Chinese Physics B, 2021, 30 (04) : 700 - 704
  • [50] N-TYPE AND P-TYPE DOPING IN ATOMIC LAYER EPITAXY OF GAAS
    TAKANOHASHI, T
    MOCHIZUKI, K
    OZEKI, M
    INSTITUTE OF PHYSICS CONFERENCE SERIES, 1990, (106): : 39 - 44