A noise-shaping accelerometer interface circuit for two-chip implementation

被引：0

作者：

Kajita, T ^{[1
]}

Moon, UK ^{[1
]}

Temes, GC ^{[1
]}

机构：

[1] Oregon State Univ, Dept Elect & Comp Engn, Corvallis, OR 97331 USA

来源：

VLSI DESIGN | 2002年 / 14卷 / 04期

关键词：

sensor; delta-sigma; interface; force feedback; mismatch shaping; acceleration;

D O I：

10.1080/10655140290011168

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper introduces a new architecture for sensor interface circuits using a delta-sigma modulator. The three-level force feedback allows the use of a digital compensator to stabilize the loop. A 3rd-order delta-sigma structure shapes the op-amp noise and allows a two-chip implementation with high loop gain at low frequencies.

引用

页码：355 / 361

页数：7

共 41 条

[31] Noise-Shaping SAR ADC Using a Two-Capacitor Digitally Calibrated DAC with 85.1 dB DR and 91 dB SFDR
Shi, Lukang
Thaigarajan, Eashwar
Singh, Rajiv
Hancioglu, Erhan
Moon, Un-Ku
Temes, Gabor
2020 IEEE 63RD INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2020, : 353 - 356
[32] Noise analysis and characterization of a full differential CMOS interface circuit for capacitive closed-loop micro-accelerometer
刘晓为
李海涛
尹亮
陈伟平
索春光
周治平
Journal of Harbin Institute of Technology(New series), 2010, (05) : 684 - 689
[33] A Second-Order Passive Noise-Shaping SAR ADC With 4x Passive Gain and A Two-Input-Pair Comparator
Wang, Hanyu
Temes, Gabor C.
2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 1134 - 1135
[34] Noise-Shaping SAR ADC Using a Two-Capacitor Digitally Calibrated DAC With 82.6-dB SNDR and 90.9-dB SFDR
Shi, Lukang
Thiagarajan, Eashwar
Singh, Rajiv
Hancioglu, Erhan
Moon, Un-Ku
Temes, Gabor C.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (10) : 4001 - 4012
[35] A 50kHz-BW 95.4dB-SNDR CT-DT Pipelined Noise-Shaping SAR ADC with Noise-Optimized Two-Stage Dynamic Amplifier
Du, Yanzhujun
Meng, Lingxin
Zhao, Menglian
Tan, Zhichao
2024 31ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, ICECS, 2024,
[36] A novel Bipolar-MOSFET low-noise amplifier (BiFET LNA), circuit configuration, design methodology, and chip implementation
Ma, PX
Racanelli, M
Zheng, J
Knight, M
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2003, 51 (11) : 2175 - 2180
[37] A 93.6-dB SNDR Fully Dynamic CT-DT Noise-Shaping SAR ADC With Closed-Loop Capacitively Coupled Two-Stage FIA
Meng, Lingxin
Song, Shuang
Zhao, Menglian
Tan, Zhichao
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024,
[38] A 75dB-SNDR 10MHz-BW 2-Channel Time-Interleaved Noise-Shaping SAR ADC Directly Powered by an On-Chip DC-DC Converter
Gong, Haoyu
Zeng, Wen-Liang
Guo, Mingqiang
Lam, Chi-Seng
Zhao, Shulin
Martins, Rui Paulo
Sin, Sai-Weng
2024 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE, CICC, 2024,
[39] A 1 GS/s Reconfigurable BW 2nd-Order Noise-Shaping Hybrid Voltage-Time Two-Step ADC Achieving 170.9 dB FoMS
Lyu, Yifan
Tavernier, Filip
2020 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2020,
[40] A 10-bit 20MHz 38mW 950MHz CT ΣΔ ADC with a 5-bit noise-shaping VCO-based quantizer and DEM circuit in 0.13u CMOS
Straayer, Matthew Z.
Perrott, Michael H.
2007 Symposium on VLSI Circuits, Digest of Technical Papers, 2007, : 246 - 247

← 1 2 3 4 5 →