Clock jitter in direct RF and IF sampling wireless receivers

被引：3
|
作者：
Chalvatzis, T. [1 ]
Gagnon, E.
Wight, J. S.
机构：
[1] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON, Canada
[2] Nortel Networks, Ottawa, ON, Canada
[3] Carleton Univ, Dept Elect, Ottawa, ON K1S 5B6, Canada
来源：
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS | 2006年 / 153卷 / 04期
关键词：
D O I：
10.1049/ip-cds:20050154
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The effect of clock jitter on sampling systems is investigated. Analytical expressions are derived for the signal-to-noise ratio (SNR) of an ideal analogue-to-digital converter (ADC). The SNR expressions are based on the autocorrelation function properties of stationary random signals. The power spectral density (PSD) of the analysed signals is baseband/bandpass rectangular and bandpass raised cosine. System level simulations show that the SNR depends on the signal frequency rather than the bandwidth for direct RF and IF sampling. Special focus is given to direct sampling systems with raised cosine PSD (IS-95) in the presence of a blocking signal.
引用
收藏
页码：346 / 350
页数：5
相关论文
共 50 条
  • [41] A Reconfigurable Direct RF Receiver With Jitter Analysis and Applications
    Fudge, Gerald L.
    Azzo, Hamid M.
    Boyle, Frank A.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (07) : 1702 - 1711
  • [42] RF analysis applied to digital wireless receivers design
    Villarruel, JG
    Gómez, DS
    Pérez, LFG
    García, AG
    15TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND COMPUTERS, PROCEEDINGS, 2005, : 36 - 41
  • [43] Error vector magnitude of OFDM signals caused by sampling clock jitter
    Ando, N
    Hayashi, R
    Takagi, T
    RAWCON: 2004 IEEE RADIO AND WIRELESS CONFERENCE, PROCEEDINGS, 2004, : 31 - 34
  • [44] A new predistortion architecture with sampling clock jitter mitigation for wideband systems
    Liu, Ying
    Pan, Wensheng
    Shao, Shihai
    Tang, Youxi
    Proceedings - IEEE Global Communications Conference, GLOBECOM, 2013, : 3241 - 3246
  • [45] A New Predistortion Architecture with Sampling Clock Jitter Mitigation for Wideband Systems
    Liu, Ying
    Pan, Wensheng
    Shao, Shihai
    Tang, Youxi
    2013 IEEE GLOBAL COMMUNICATIONS CONFERENCE (GLOBECOM), 2013, : 3241 - 3246
  • [46] The Impact of Jitter on the Signal-to-Noise Ratio in Uniform Bandpass Sampling Receivers
    Almeroth, Bjoern
    Fettweis, Gerhard
    2014 IEEE 79TH VEHICULAR TECHNOLOGY CONFERENCE (VTC-SPRING), 2014,
  • [47] JITTER REQUIREMENTS FOR BANDPASS SAMPLING RECEIVERS UTILIZING SAMPLE-AND-HOLD CIRCUITS
    Almeroth, Bjoern
    Fettweis, Gerhard
    2014 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2014,
  • [48] Digital Mismatch Correction for Bandpass Sampling Four-Channel Time-Interleaved ADCs in Direct-RF Sampling Receivers
    Kihara, Takao
    Takahashi, Tomoya
    Yoshimura, Tsutomu
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (06) : 2007 - 2016
  • [49] A reconfigurable RF front-end for 5G direct sampling receivers with an optimized calibration scheme
    Ghotbi, Iman
    Behmanesh, Baktash
    Tormanen, Markus
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2024, 175
  • [50] RF direction finding with a reduced number of receivers by sequential sampling
    Worms, JG
    2000 IEEE INTERNATIONAL CONFERENCE ON PHASED ARRAY SYSTEMS AND TECHNOLOGY, PROCEEDINGS, 2000, : 165 - 168
12345