Silicon Interfacial Passivation Layer Chemistry for High-k/InP Interfaces

被引：12
|
作者：
Dong, Hong [1 ]
Cabrera, Wilfredo [1 ]
Qin, Xiaoye [1 ]
Brennan, Barry [1 ]
Zhernokletov, Dmitry [2 ]
Hinkle, Christopher L. [1 ]
Kim, Jiyoung [1 ]
Chabal, Yves J. [1 ]
Wallace, Robert M. [1 ,2 ]
机构：
[1] Univ Texas Dallas, Dept Mat Sci & Engn, Richardson, TX 75080 USA
[2] Univ Texas Dallas, Dept Phys, Richardson, TX 75080 USA
来源：
ACS APPLIED MATERIALS & INTERFACES | 2014年 / 6卷 / 10期
关键词：
silicon interfacial passivation layer; indium phosphide; high-k; diffusion; atomic layer deposition; CHEMICAL-VAPOR-DEPOSITION; AL2O3; THIN-FILMS; IN-SITU; THERMAL-STABILITY; INP(100) SURFACES; ENERGY; MECHANISMS; SILICATES; HAFNIUM; GROWTH;
D O I：
10.1021/am500752u
中图分类号：
TB3 [工程材料学];
学科分类号：
0805 ; 080502 ;
摘要：
The interfacial chemistry of thin (1 nm) silicon (Si) interfacial passivation layers (IPLs) deposited on acid-etched and native oxide InP(100) samples prior to atomic layer deposition (ALD) is investigated. The phosphorus oxides are scavenged completely from the acid-etched samples but not completely from the native oxide samples. Aluminum silicate and hafnium silicate are possibly generated upon ALD and following annealing. The thermal stability of a high-k/Si/InP (acid-etched) stack are also studied by in situ annealing to 400 and 500 degrees C under ultrahigh vacuum, and the aluminum oxide/Si/InP stack is the most thermally stable. An indium out-diffusion to the sample surface is observed through the Si IPL and the high-k dielectric, which may form volatile species and evaporate from the sample surface.
引用
收藏
页码：7340 / 7345
页数：6
相关论文
共 50 条
  • [41] Investigation of Sidewall High-k Interfacial Layer Effect in Gate-All-Around Structure
    Ryu, Donghyun
    Kim, Munhyeon
    Yu, Junsu
    Kim, Sangwan
    Lee, Jong-Ho
    Park, Byung-Gook
    IEEE Transactions on Electron Devices, 2020, 67 (04): : 1859 - 1863
  • [42] Mechanism of high-k dielectric-induced breakdown of the interfacial SiO2 layer
    Bersuker, G.
    Heh, D.
    Young, C. D.
    Morassi, L.
    Padovani, A.
    Larcher, L.
    Yew, K. S.
    Ong, Y. C.
    Ang, D. S.
    Pey, K. L.
    Taylor, W.
    2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2010, : 373 - 378
  • [43] Design of High-k interfacial layer formation by Cycle-by-Cycle Deposition and Annealing method
    Ogawa, A.
    Iwamoto, K.
    Ota, H.
    Takahashi, M.
    Hirano, A.
    Nabatame, T.
    Toriumi, A.
    SILICON NITRIDE, SILICON DIOXIDE, AND EMERGING DIELECTRICS 10, 2009, 19 (02): : 129 - +
  • [44] Investigation of Sidewall High-k Interfacial Layer Effect in Gate-All-Around Structure
    Ryu, Donghyun
    Kim, Munhyeon
    Yu, Junsu
    Kim, Sangwan
    Lee, Jong-Ho
    Park, Byung-Gook
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (04) : 1859 - 1863
  • [45] Interfacial layer engineering using thulium silicate/germanate for high-k/metal gate MOSFETs
    Hellstrom, P. -E.
    Litta, E. Dentoni
    Ostling, M.
    SIGE, GE, AND RELATED COMPOUNDS 6: MATERIALS, PROCESSING, AND DEVICES, 2014, 64 (06): : 249 - 260
  • [46] Interfacial layer thickness dependence of the low-frequency noise in high-k dielectric MOSFETs
    Nam, Hyungdo
    Lee, Jungil
    Han, Ilki
    Yang, Haesuk
    IEEE NMDC 2006: IEEE NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE 2006, PROCEEDINGS, 2006, : 516 - +
  • [47] Silicon nanowire NVM cell using high-k dielectric charge storage layer
    Zhu, X.
    Yang, Y.
    Li, Q.
    Ioannou, D. E.
    Suehle, J. S.
    Richter, C. A.
    MICROELECTRONIC ENGINEERING, 2008, 85 (12) : 2403 - 2405
  • [48] Processing and Characterization of GaSb/High-k Dielectric Interfaces
    Hwang, E.
    Eaton, C.
    Mujumdar, S.
    Madan, H.
    Ali, A.
    Bhatia, D.
    Datta, S.
    Ruzyllo, J.
    SEMICONDUCTOR CLEANING SCIENCE AND TECHNOLOGY 12 (SCST 12), 2011, 41 (05): : 157 - 162
  • [49] Atomic Layer Densification of AlN Passivation Layer on Epitaxial Ge for Enhancement of Reliability and Electrical Performance of High-K Gate Stacks
    Wang, Chin-, I
    Chang, Teng-Jan
    Yin, Yu-Tung
    Jiang, Yu-Sen
    Shyue, Jing-Jong
    Chen, Miin-Jang
    ACS APPLIED ELECTRONIC MATERIALS, 2020, 2 (04) : 891 - 897
  • [50] Metal-oxide-semiconductor capacitors on GaAs with high-k gate oxide and amorphous silicon interface passivation layer -: art. no. 022106
    Koveshnikov, S
    Tsai, W
    Ok, I
    Lee, JC
    Torkanov, V
    Yakimov, M
    Oktyabrsky, S
    APPLIED PHYSICS LETTERS, 2006, 88 (02) : 1 - 3
12345